Flip-chip packaging for smart MEMS

被引:2
|
作者
Mayer, F [1 ]
Ofner, G [1 ]
Koll, A [1 ]
Paul, O [1 ]
Baltes, H [1 ]
机构
[1] ETH Zurich, Phys Elect Lab, CH-8093 Zurich, Switzerland
来源
SMART STRUCTURES AND MATERIALS 1998: SMART ELECTRONICS AND MEMS | 1998年 / 3328卷
关键词
flip-chip; packaging; micromachining; CMOS; sensor; microsensor;
D O I
10.1117/12.320169
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The cointegration of IC microsensors, actuators and readout circuit leads to smart Micro Electro Mechanical Systems (MEMS) which are superior in many aspects to their conventional discrete counterparts. However, the packaging of such devices is still a challenge and a major factor of the overall production cost. On one hand MEMS need protection against mechanical contact and media. On the other hand, the encapsulation of the transducer must be partially permeable to the environment. We developed a packaging method which successfully addresses these challenges. Thereby the number of steps needed to electrically contact and partially seal the MEMS are reduced by combining them using flip-chip technology. An opening in the substrate is aligned with the transducer, and enables the interaction with external media. Concurrently with the electrical connections, a frame plated onto the microsystem is soldered to a corresponding structure on the substrate. This frame seals the rest of the chip from the medium interacting with the transducer. Using passive test chips we evaluate the performance of the new packaging method. Various underbump metal and solder deposition techniques were investigated. Both ceramic and flexible organic substrate materials were used. The combination Ni/Au bumps/InPb40 solder/ceramic substrate showed the following mechanical and electrical parameters: For 98 % of the tested chips, the helium leakage rate of the sealing frame surrounding the sensor is below the threshold of the used mass spectrometer (5x10(-7) Pa I s(-1)). For flip-chip pads ranging from 200 to 300 mm square, the bump resistances are smaller than 2 m Omega. The approach, is illustrated with three successfully packaged MEMS for the measurement of humidity, gas flow, and volatile organic compounds, respectively. They all contain integrated readout circuitry providing digital output.
引用
收藏
页码:183 / 193
页数:11
相关论文
共 50 条
  • [31] Several reliability related issues for flip-chip packaging
    Liu, S
    Wang, JJ
    Qian, ZF
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 542 - 545
  • [32] The flip-chip approach for millimeter-wave packaging
    Heinrich, W
    IEEE MICROWAVE MAGAZINE, 2005, 6 (03) : 36 - 45
  • [33] Thermal and mechanical behaviors of underfills for flip-chip packaging
    Wu, HS
    Poo, CY
    Waf, LS
    Mee, WM
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 842 - 847
  • [34] Flow time measurements for underfills in flip-chip packaging
    Wang, JL
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (02): : 366 - 370
  • [35] Compliant cantilevered spring interconnects for flip-chip packaging
    Ma, LY
    Zhu, Q
    Sitaraman, SK
    Chua, C
    Fork, DK
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 761 - 766
  • [36] Flip-chip BGA meets gigahertz packaging needs
    Hamano, T
    Ueno, S
    ELECTRONIC PRODUCTS MAGAZINE, 1999, : 30 - 31
  • [37] Packaging of laser array modules in flip-chip bonding
    Wu, WJ
    Guo, YD
    Chiu, TH
    Yuang, RH
    Chu, MT
    Hsieh, CH
    Cheng, WH
    LEOS 2000 - IEEE ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS. 1 & 2, 2000, : 673 - 674
  • [38] Materials and mechanics issues in flip-chip organic packaging
    IBM Microelectronics Div, Endicott, United States
    Proc Electron Compon Technol Conf, (524-534):
  • [39] Packaging test chip for flip-chip and wire bonding process characterization
    Schwizer, J
    Song, WH
    Mayer, M
    Brand, O
    Baltes, H
    BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 440 - 443
  • [40] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713