A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection

被引:68
作者
Lin, Wei-Te [1 ]
Kuo, Tai-Haur [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
关键词
Digital-to-analog converter; current-steering; binary-weighted; Nyquist rate; dynamic element matching; DEM random rotation-based binary-weighted selection; SFDR; SFDR;
D O I
10.1109/JSSC.2011.2168651
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Conventional binary-weighted current-steering DACs are generally operated with current groups where each group is binary-weighted and formed with predetermined members of a unit current-source array. This paper proposes a random rotation-based binary-weighted selection (RRBS) that efficiently performs dynamic-elementmatching (DEM) by randomly rotating the sequence of these units to form new binary-weighted current groups for each DAC output. Without using binary-to-thermometer decoders, RRBS features its simplicity and compactness of DEM realization. Compared to conventional binary-weighted DACs, RRBS DACs are insensitive to the mismatch of small-size current-sources and exhibit better dynamic performance. A 10-bit RRBS DAC is implemented with only 0.034 mm(2) in a standard 1P6M 1.8 V 0.18 mu m CMOS process. Measured performance achieves >61 dB spurious-free dynamic range (SFDR) in the Nyquist bandwidth with 500 MS/s, while its active area is less than one-tenth of that required by state-of-the-art 10-bit current steering DACs. To the best of our knowledge, the proposed RRBS implements the smallest area for high-speed current-steering DACs up to now. Its SFDR is also comparable to that of 12-bit published designs. Three popular figures-of-merit (FOMs) are used to compare this design with other state-of-the-art 10-12-bit DACs, with the proposed design performing best with 2 FOMs.
引用
收藏
页码:444 / 453
页数:10
相关论文
共 23 条
[11]  
Ikeda Y, 2007, IEEE ASIAN SOLID STA, P356
[12]  
Jen-Hung Chi, 2010, Proceedings of the 36th European Solid State Circuits Conference (ESSCIRC 2010), P222, DOI 10.1109/ESSCIRC.2010.5619889
[13]  
Lee D.-H., 2010, U.S. patent, Patent No. [7,679,539, 7679539]
[14]   Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme [J].
Lee, Da-Huei ;
Lin, Yu-Hong ;
Kuo, Tai-Haur .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11) :1264-1268
[15]   Low-Cost 14-Bit Current-Steering DAC With a Randomized Thermometer-Coding Method [J].
Lee, Da-Huei ;
Kuo, Tai-Haur ;
Wen, Kow-Liang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (02) :137-141
[16]   A 12 bit 2.9 GS/s DAC With IM3 <-60 dBc Beyond 1 GHz in 65 nm CMOS [J].
Lin, Chi-Hung ;
van der Goes, Frank M. L. ;
Westra, Jan R. ;
Mulder, Jan ;
Lin, Yu ;
Arslan, Erol ;
Ayranci, Emre ;
Liu, Xiaodong ;
Bult, Klaas .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3285-3293
[17]   A 10-Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS [J].
Palmers, Pieter ;
Steyaert, Michiel S. J. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) :2870-2879
[18]   A 10-bit binary-weighted DAC with digital background LMS calibration [J].
Shen, Ding-Lan ;
Lai, Yuan-Chun ;
Lee, Tai-Cheng .
2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, :352-+
[19]   A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC [J].
Tiilikainen, MP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1144-1147
[20]   A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter [J].
Van den Bosch, A ;
Borremans, MAF ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :315-324