A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection

被引:68
作者
Lin, Wei-Te [1 ]
Kuo, Tai-Haur [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
关键词
Digital-to-analog converter; current-steering; binary-weighted; Nyquist rate; dynamic element matching; DEM random rotation-based binary-weighted selection; SFDR; SFDR;
D O I
10.1109/JSSC.2011.2168651
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Conventional binary-weighted current-steering DACs are generally operated with current groups where each group is binary-weighted and formed with predetermined members of a unit current-source array. This paper proposes a random rotation-based binary-weighted selection (RRBS) that efficiently performs dynamic-elementmatching (DEM) by randomly rotating the sequence of these units to form new binary-weighted current groups for each DAC output. Without using binary-to-thermometer decoders, RRBS features its simplicity and compactness of DEM realization. Compared to conventional binary-weighted DACs, RRBS DACs are insensitive to the mismatch of small-size current-sources and exhibit better dynamic performance. A 10-bit RRBS DAC is implemented with only 0.034 mm(2) in a standard 1P6M 1.8 V 0.18 mu m CMOS process. Measured performance achieves >61 dB spurious-free dynamic range (SFDR) in the Nyquist bandwidth with 500 MS/s, while its active area is less than one-tenth of that required by state-of-the-art 10-bit current steering DACs. To the best of our knowledge, the proposed RRBS implements the smallest area for high-speed current-steering DACs up to now. Its SFDR is also comparable to that of 12-bit published designs. Three popular figures-of-merit (FOMs) are used to compare this design with other state-of-the-art 10-12-bit DACs, with the proposed design performing best with 2 FOMs.
引用
收藏
页码:444 / 453
页数:10
相关论文
共 23 条
[1]   A 12-bit intrinsic accuracy high-speed CMOS DAC [J].
Bastos, J ;
Marques, AM ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1959-1969
[2]   A low power, 10-bit CMOS D/A converter for high speed applications [J].
Borremans, M ;
Van den Bosch, A ;
Steyaert, M ;
Sansen, W .
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, :157-160
[3]   A self-trimming 14-b 100-MS/s CMOS DAC [J].
Bugeja, AR ;
Song, BS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1841-1852
[4]   The analysis and improvement of a current-steering DACs dynamic SFDR - I: The cell-dependent delay differences [J].
Chen, T ;
Gielen, GGE .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) :3-15
[5]   A 14-bit 130-MHZ cmos current-steering DAC with adjustable INL [J].
Chen, T ;
Geens, P ;
Van der Plas, G ;
Dehaene, W ;
Gielen, G .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :167-170
[6]   The analysis and improvement of a current-steering DAC's dynamic SFDR-III: The output-dependent delay differences [J].
Chen, Tao ;
Gielen, Georges .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) :268-279
[7]  
Clara M, 2007, IEEE INT SOL STAT CI, P250
[8]   Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays [J].
Cong, YH ;
Geiger, RL .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07) :585-595
[9]   A 10-bit 250-MS/s binary-weighted current-steering DAC [J].
Deveugele, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) :320-329
[10]   Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13μm CMOS [J].
Giotta, D ;
Pessl, P ;
Clara, M ;
Klatzer, W ;
Gaggl, R .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :163-166