UTBB FDSOI scaling enablers for the 10nm node

被引:0
作者
Grenouillet, L. [1 ]
Liu, Q. [2 ]
Wacquez, R. [1 ]
Morin, P. [2 ]
Loubet, N. [2 ]
Cooper, D. [1 ]
Pofelski, A. [2 ]
Weng, W. [3 ]
Bauman, F. [3 ]
Gribelyuk, M. [3 ]
Wang, Y. [3 ]
De Salvo, B. [1 ]
Gimbert, J. [2 ]
Cheng, K. [3 ]
Le Tiec, Y. [1 ]
Chanemougame, D. [2 ]
Augendre, E. [1 ]
Maitrejean, S. [1 ]
Khakifirooz, A. [3 ]
Kuss, J. [3 ]
Schulz, R. [3 ]
Janicki, C. [3 ]
Lherron, B. [2 ]
Guillaumet, S. [2 ]
Rozeau, O. [1 ]
Chafik, F. [2 ]
Bataillon, J. L. [2 ]
Wu, T. [3 ]
Kleemeier, W. [2 ]
Celik, M. [2 ]
Faynot, O. [1 ]
Sampson, R. [2 ]
Doris, B. [3 ]
Vinet, M. [1 ]
机构
[1] CEA LETI, Albany, NY 12203 USA
[2] STMicroelectronics, Albany, NY 12203 USA
[3] IBM Corp, Albany, NY 12203 USA
来源
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
UTBB FDSOI technology is a faster, cooler and simpler technology addressing the performance/energy consumption trade-off. In this paper we present the main front-end-of-the-line knobs to scale down this promising technology to the 10nm node.
引用
收藏
页数:2
相关论文
共 50 条
  • [31] Strained SiGe on Insulator FinFETs: a P-FET Candidate for 10nm Node
    Hashemi, Pouya
    Balakrishnan, Karthik
    Majumdar, Amlan
    Engelmann, Sebastian U.
    Hopstaken, Marinus
    Kim, Wanki
    Ott, John A.
    Leobandung, Effendi
    Park, Dae-Gyu
    SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 545 - 556
  • [32] Low-Contrast Photoresist Development Model for OPC Applications at the 10nm Node
    Wu, Cheng-En
    Wei, David
    Zhang, Charlie
    Song, Hua
    OPTICAL MICROLITHOGRAPHY XXVIII, 2015, 9426
  • [33] Energy Efficiency Optimization for Digital Applications in 28nm UTBB FDSOI Technology
    Amara, Amara
    Gupta, Navneet
    Shaik, Khaja Ahmad
    Anghel, Costin
    Hoh, Kiyoo
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 23 - 23
  • [34] A Fully-Differential OTA in 28 nm UTBB FDSOI CMOS for PGA Applications
    Harikumar, Prakash
    Wikner, J. Jacob
    Alvandpour, Atila
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 13 - 16
  • [35] Lithographic Imaging-driven Pattern Edge Placement Errors at the 10nm Node
    Tyminski, Jacek K.
    Renwick, Stephen P.
    Palmer, Shane R.
    Sakamoto, Julia A.
    Slonaker, Steven D.
    OPTICAL MICROLITHOGRAPHY XXIX, 2016, 9780
  • [37] 10nm filaments in Acetabularia acetabulum
    Wittke, W
    Berger, S
    Shoeman, RL
    Traub, P
    EUROPEAN JOURNAL OF CELL BIOLOGY, 1997, 72 : 204 - 204
  • [38] Ultra-Thin Body and Buried Oxide (UTBB) FDSOI Technology with Low Variability and Power Management Capability for 22 nm Node and Below
    Mazurier, J.
    Weber, O.
    Andrieu, F.
    Toffoli, A.
    Thomas, O.
    Allain, F.
    Noel, J. -P.
    Belleville, M.
    Faynot, O.
    Poiroux, T.
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 125 - 132
  • [39] Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm
    Yalcin, Gulay
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Unsal, Osman
    Cristal, Adrian
    Milojevic, Dragomir
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 184 - 191
  • [40] Superior Cu Fill with Highly Reliable Cu/ULK Integration for 10nm Node and Beyond
    Matsuda, T.
    Lee, J. J.
    Han, K. H.
    Park, K. H.
    Cha, J. O.
    Baek, J. M.
    Yim, T. J.
    Kim, D. C.
    Lee, D. H.
    Kim, J. N.
    Choi, S. H.
    Lee, E. B.
    Nam, S. D.
    Lee, H. B.
    Cho, Y. W.
    Kim, I. S.
    Kwon, B. H.
    Ahn, S. H.
    Yun, J. H.
    Kim, B. H.
    Yoon, B. U.
    Hong, J. S.
    Lee, N. I.
    Choi, S.
    Kang, H. K.
    Chung, E. S.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,