UTBB FDSOI scaling enablers for the 10nm node

被引：0

作者：

Grenouillet, L. ^{[1
]}

Liu, Q. ^{[2
]}

Wacquez, R. ^{[1
]}

Morin, P. ^{[2
]}

Loubet, N. ^{[2
]}

Cooper, D. ^{[1
]}

Pofelski, A. ^{[2
]}

Weng, W. ^{[3
]}

Bauman, F. ^{[3
]}

Gribelyuk, M. ^{[3
]}

Wang, Y. ^{[3
]}

De Salvo, B. ^{[1
]}

Gimbert, J. ^{[2
]}

Cheng, K. ^{[3
]}

Le Tiec, Y. ^{[1
]}

Chanemougame, D. ^{[2
]}

Augendre, E. ^{[1
]}

Maitrejean, S. ^{[1
]}

Khakifirooz, A. ^{[3
]}

Kuss, J. ^{[3
]}

Schulz, R. ^{[3
]}

Janicki, C. ^{[3
]}

Lherron, B. ^{[2
]}

Guillaumet, S. ^{[2
]}

Rozeau, O. ^{[1
]}

Chafik, F. ^{[2
]}

Bataillon, J. L. ^{[2
]}

Wu, T. ^{[3
]}

Kleemeier, W. ^{[2
]}

Celik, M. ^{[2
]}

Faynot, O. ^{[1
]}

Sampson, R. ^{[2
]}

Doris, B. ^{[3
]}

Vinet, M. ^{[1
]}

机构：

[1] CEA LETI, Albany, NY 12203 USA

[2] STMicroelectronics, Albany, NY 12203 USA

[3] IBM Corp, Albany, NY 12203 USA

来源：

2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

UTBB FDSOI technology is a faster, cooler and simpler technology addressing the performance/energy consumption trade-off. In this paper we present the main front-end-of-the-line knobs to scale down this promising technology to the 10nm node.

引用

页数：2

共 50 条

[21] Bias Temperature Instability and Hot Carrier Circuit Ageing Simulations Specificities in UTBB FDSOI 28nm node
Angot, D.
Huard, V.
Federspiel, X.
Cacho, F.
Bravaix, A.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[22] Challenges of Analog and I/O Scaling in 10nm SoC Technology and Beyond
Wei, A.
Singh, J.
Bouche, G.
Zaleski, M.
Augur, R.
Senapati, B.
Stephens, J.
Lin, I.
Rashed, M.
Yuan, L.
Kye, J.
Woo, Y.
Zeng, J.
Levinson, H.
Wehbi, A.
Hang, P.
Ton-That, V.
Kanagala, V.
Yu, D.
Blackwell, D.
Beece, A.
Gao, S.
Thangaraju, S.
Alapati, R.
Samavedam, S.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[23] Advanced TEM Application in 10nm below Technology Node Device Analysis
Yang, Hong
Li, Yongliang
Zhu, Huilong
Yin, Xiaogen
Du, Anyan
2019 IEEE 26TH INTERNATIONAL SYMPOSIUM ON PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2019,
[24] Lithographic Qualification of High Transmission Mask Blank for 10nm Node and Beyond
Xu, Yongan
Faure, Tom
Viswanathan, Ramya
Lobb, Granger
Wistrom, Richard
Burns, Sean
Hu, Lin
Graur, Ioana
Bleiman, Ben
Fischer, Dan
Mignot, Yann
Sakamoto, Yoshifumi
Toda, Yusuke
Bolton, John
Bailey, Todd
Felix, Nelson
Arnold, John
Colburn, Matthew
OPTICAL MICROLITHOGRAPHY XXIX, 2016, 9780
[25] Impact of Fin Shape Variability on Device Performance towards 10nm Node
Tomida, Kazuyuki
Hiraga, Keizo
Dehan, Morin
Hellings, Geert
Jang, Doyoung
Miyaguhi, Kenichi
Chiarella, Thomas
Kim, Minsoo
Mocuta, Anda
Horiguchi, Naoto
Mercha, Abdelkarim
Verkest, Diederik
Thean, Aaron
2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
[26] Optical Fault Isolation and Nanoprobing Techniques for the 10nm Technology Node and Beyond
von Haartman, Martin
Rahman, Samia
Ganguly, Satyaki
Verma, Jai
Umair, Ahmad
Deborde, Tristan
ISTFA 2015: CONFERENCE PROCEEDINGS FROM THE 41ST INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2015, : 52 - 56
[27] Single Event Transient and TID Study in 28 nm UTBB FDSOI Technology
Liu, Rui
Evans, Adrian
Chen, Li
Li, Yuanqing
Glorieux, Maximilien
Wong, Richard
Wen, Shi-Jie
Cunha, Joao
Summerer, Leopold
Ferlet-Cavrois, Veronique
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (01) : 113 - 118
[28] Demonstrating production quality multiple exposure patterning aware routing for the 10NM node
Liebmann, Lars
Gerousis, Vassilios
Gutwin, Paul
Zhang, Mike
Han, Geng
Cline, Brian
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053
[29] Optimum ArFi light source bandwidth for 10nm node logic imaging performance
Alagna, Paolo
Zurita, Omar
Timoshkov, Vadim
Wong, Patrick
Rechtsteiner, Greg
Baselmans, Jan
Mailfert, Julien
OPTICAL MICROLITHOGRAPHY XXVIII, 2015, 9426
[30] Highly Reliable Cu Interconnect Strategy for 10nm Node Logic Technology and Beyond
Kim, R. -H.
Kim, B. H.
Matsuda, T.
Kim, J. N.
Baek, J. M.
Lee, J. J.
Cha, J. O.
Hwang, J. H.
Yoo, S. Y.
Chung, K. -M.
Park, K. H.
Choi, J. K.
Lee, E. B.
Nam, S. D.
Cho, Y. W.
Choi, H. J.
Kim, J. S.
Jung, S. Y.
Lee, D. H.
Kim, I. S.
Park, D. W.
Lee, H. B.
Ahn, S. H.
Park, S. H.
Kim, M. -C.
Yoon, B. U.
Paak, S. S.
Lee, N. -I.
Ku, J. -H.
Yoon, J. S.
Kang, H. -K.
Jung, E. S.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,

← 1 2 3 4 5 →