A 106 dB A-Weighted DR Low-Power Continuous-Time ΣΔ Modulator for MEMS Microphones

被引:38
作者
De Berti, Claudio [1 ,2 ]
Malcovati, Piero [1 ]
Crespi, Lorenzo [2 ]
Baschirotto, Andrea [3 ]
机构
[1] Univ Pavia, Dept Elect Comp & Biomed Engn, I-27100 Pavia, Italy
[2] Conexant Syst, Irvine, CA 92614 USA
[3] Univ Milano Bicocca, Dept Phys G Occhialini, I-20126 Milan, Italy
关键词
A/D converter; audio converter; continuous-time; MEMS microphone; Sigma Delta modulator; AUDIO ADC; SNR;
D O I
10.1109/JSSC.2016.2540811
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-power, high-performance continuous-time Sigma Delta modulator for MEMS microphones frontend. The Sigma Delta modulator 3rd-order loop filter has been implemented with a low-noise, power-optimized active-RC architecture that uses only two operational amplifiers. This solution, along with the use of a 15-level quantizer and of a feedback DAC with three-level current-steering elements, which minimizes the noise contribution for small input signals, allows achieving a DR larger than 100 dB, while consuming less than 0.5 mW, as required in always-running audio modules for portable devices. The proposed Sigma Delta modulator, realized in 0.16 mu m CMOS technology with an area of 0.21 mm(2), achieves 106 dB A-weighted DR and 91.3 dB peak SNDR, consuming 390 mu W from a 1.6 V power supply.
引用
收藏
页码:1607 / 1618
页数:12
相关论文
共 20 条
[1]  
[Anonymous], IEEE ISSCC FEB
[2]  
Billa S, 2016, ISSCC DIG TECH PAP I, V59, P276, DOI 10.1109/ISSCC.2016.7418014
[3]   A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF [J].
Chae, Hyungil ;
Jeong, Jaehun ;
Manganaro, Gabriele ;
Flynn, Michael P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (02) :405-415
[4]   A 101-dB SNR Hybrid Delta-Sigma Audio ADC using Post Integration Time Control [J].
Choi, Moo-Yeol ;
Lee, Sung-No ;
You, Seung-Bin ;
Yeum, Wang-Seup ;
Park, Ho-Jin ;
Kim, Jae-Whui ;
Lee, Hae-Seung .
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, :89-+
[5]  
De Berti C, 2013, 2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), P53, DOI 10.1109/PRIME.2013.6603116
[6]  
Gönen B, 2016, ISSCC DIG TECH PAP I, V59, P282
[7]   A Low-Power, High-Fidelity Stereo Audio Codec in 0.13 μm CMOS [J].
Jiang, Xicheng ;
Song, Jungwoo ;
Chen, Jianlong ;
Chandrasekar, Vinay ;
Galal, Sherif ;
Cheung, Felix Y. L. ;
Cheung, Darwin ;
Brooks, Todd L. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) :1221-1231
[8]   A 105.5 dB, 0.49 mm2 Audio ΣΔ Modulator using Chopper Stabilization and Fully Randomized DWA [J].
Kim, Yi-Gyeong ;
Cho, Min-Hyung ;
Kim, Knai-Dong ;
Kwon, Jong-Kee ;
Kim, Jongdae .
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, :503-506
[9]  
Murmann B., 1997, ADV PERFORMANCE SURV
[10]   A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio [J].
Nguyen, K ;
Adams, R ;
Sweetland, K ;
Chen, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2408-2415