A New Class of Single Burst Error Correcting Codes with Parallel Decoding

被引:5
作者
Das, Abhishek [1 ]
Touba, Nur A. [2 ]
机构
[1] Univ Texas Austin, 2501 Speedway,EER South Tower 4-852,Stn 19, Austin, TX 78712 USA
[2] Univ Texas Austin, 2501 Speedway,EER South Tower 4-870, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
Adjacent errors; burst error correction; error correction codes (ECC); Memory fault tolerance; MEMORY; COST; BIT;
D O I
10.1109/TC.2019.2947425
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With technology scaling, burst errors or clustered errors are becoming increasingly common in different types of memories. Multiple bit upsets due to particle strikes, write disturbance errors, and magnetic field coupling are a few of the mechanisms which cause clustered errors. In this article, a new class of single burst error correcting codes are presented which correct a single burst of any size b within a codeword. A code construction methodology is presented which enables us to construct the proposed scheme from existing codes, e.g., Hamming codes. A new single step decoding methodology for the proposed class of codes is also presented which enables faster decoding. Different code constructions using Hamming codes, and BCH codes have been presented in this paper and a comparison is made with existing schemes in terms of decoding complexity and data redundancy. The proposed scheme in all cases reduces the decoder complexity for little to no increase in data redundancy, specifically for higher burst error sizes.
引用
收藏
页码:253 / 259
页数:7
相关论文
共 33 条
[21]   Error-Detection Enhanced Decoding of Difference Set Codes for Memory Applications [J].
Reviriego, Pedro ;
Flanagan, Mark F. ;
Liu, Shih-Fu ;
Antonio Maestro, Juan .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) :335-340
[22]   Compact CA-Based Single Byte Error Correcting Codec [J].
Samanta, Jagannath ;
Bhaumik, Jaydeb ;
Barman, Soma .
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (02) :291-298
[23]   Low Delay Single Symbol Error Correction Codes Based on Reed Solomon Codes [J].
Pontarelli, Salvatore ;
Reviriego, Pedro ;
Ottavi, Marco ;
Antonio Maestro, Juan .
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (05) :1497-1501
[24]   Fault tolerant encoders for Single Error Correction and Double Adjacent Error Correction codes [J].
Liu, Shanshan ;
Reviriego, Pedro ;
Antonio Maestro, Juan ;
Xiao, Liyi .
MICROELECTRONICS RELIABILITY, 2018, 81 :167-173
[25]   Reducing Cache Power with Low-Cost, Multi-bit Error-Correcting Codes [J].
Wilkerson, Chris ;
Alameldeen, Alaa R. ;
Chishti, Zeshan ;
Wu, Wei ;
Somasekhar, Dinesh ;
Lu, Shih-Lien .
ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, :83-93
[26]   Performance Evaluation of Burst Error Correction by LDPC Coding and Iterative Decoding System in Magnetic Tape Drive [J].
Nakamura, Yasuaki ;
Akamatsu, Taisei ;
Nishikawa, Madoka ;
Okamoto, Yoshihiro .
IEEE TRANSACTIONS ON MAGNETICS, 2023, 59 (03)
[27]   HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes [J].
Patel, Minesh ;
Oliveira, Geraldo F. ;
Mutlu, Onur .
PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, :623-640
[28]   Minimal Aliasing Single-Error-Correction Codes for DRAM Reliability Improvement [J].
Pae, Sung-Il ;
Kozhikkottu, Vivek ;
Somasekar, Dinesh ;
Wu, Wei ;
Ramasubramanian, Shankar Ganesh ;
Dadual, Melin ;
Cho, Hyungmin ;
Kwon, Kon-Woo .
IEEE ACCESS, 2021, 9 :29862-29869
[29]   Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes [J].
Reviriego, Pedro ;
Maestro, Juan A. ;
Flanagan, Mark F. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) :156-U72
[30]   Digital watermarking of compressed videos using larger dimension 2D error correcting codes for higher embedding capacity [J].
Rodrigues, Anjana ;
Bhise, Archana .
INTERNATIONAL JOURNAL OF ELECTRONIC SECURITY AND DIGITAL FORENSICS, 2021, 13 (06) :652-670