A New Class of Single Burst Error Correcting Codes with Parallel Decoding

被引:5
作者
Das, Abhishek [1 ]
Touba, Nur A. [2 ]
机构
[1] Univ Texas Austin, 2501 Speedway,EER South Tower 4-852,Stn 19, Austin, TX 78712 USA
[2] Univ Texas Austin, 2501 Speedway,EER South Tower 4-870, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
Adjacent errors; burst error correction; error correction codes (ECC); Memory fault tolerance; MEMORY; COST; BIT;
D O I
10.1109/TC.2019.2947425
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With technology scaling, burst errors or clustered errors are becoming increasingly common in different types of memories. Multiple bit upsets due to particle strikes, write disturbance errors, and magnetic field coupling are a few of the mechanisms which cause clustered errors. In this article, a new class of single burst error correcting codes are presented which correct a single burst of any size b within a codeword. A code construction methodology is presented which enables us to construct the proposed scheme from existing codes, e.g., Hamming codes. A new single step decoding methodology for the proposed class of codes is also presented which enables faster decoding. Different code constructions using Hamming codes, and BCH codes have been presented in this paper and a comparison is made with existing schemes in terms of decoding complexity and data redundancy. The proposed scheme in all cases reduces the decoder complexity for little to no increase in data redundancy, specifically for higher burst error sizes.
引用
收藏
页码:253 / 259
页数:7
相关论文
共 33 条
  • [1] Parallel Decodable Two-Level Unequal Burst Error Correcting Codes
    Namba, Kazuteru
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (10) : 2902 - 2911
  • [2] Low Complexity Burst Error Correcting Codes to Correct MBUs in SRAMs
    Das, Abhishek
    Touba, Nur A.
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 219 - 224
  • [3] A Single and Adjacent Symbol Error-Correcting Parallel Decoder for Reed-Solomon Codes
    Namba, Kazuteru
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (01) : 75 - 81
  • [4] Bipartite expander Hopfield networks as self-decoding high-capacity error correcting codes
    Chaudhuri, Rishidev
    Fiete, Ila
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 32 (NIPS 2019), 2019, 32
  • [5] Foliated Quantum Error-Correcting Codes
    Bolt, A.
    Duclos-Cianci, G.
    Poulin, D.
    Stace, T. M.
    PHYSICAL REVIEW LETTERS, 2016, 117 (07)
  • [6] Layered-ECC: A Class of Double Error Correcting Codes for High Density Memory Systems
    Das, Abhishek
    Touba, Nur A.
    2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [7] A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits
    Reviriego, Pedro
    Demirci, Mustafa
    Evans, Adrian
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (02) : 171 - 175
  • [8] A CLASS OF (12, 8) CODES FOR CORRECTING SINGLE ERRORS AND DETECTING DOUBLE ERRORS WITHIN A NIBBLE
    JOHANSSON, R
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (12) : 1504 - 1506
  • [9] An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code
    Reviriego, Pedro
    Liu, Shanshan
    Xiao, Liyi
    Maestro, Juan Antonio
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1603 - 1606
  • [10] Creation of quantum error correcting codes in the ultrastrong coupling regime
    Kyaw, T. H.
    Herrera-Marti, D. A.
    Solano, E.
    Romero, G.
    Kwek, L. -C.
    PHYSICAL REVIEW B, 2015, 91 (06)