A Class-D Tri-Phasing CMOS Power Amplifier With an Extended Marchand-Balun Power Combiner

被引:5
|
作者
Martelius, Mikko [1 ,2 ]
Stadius, Kari [3 ]
Lemberg, Jerry [1 ,4 ]
Roverato, Enrico [1 ,5 ]
Nieminen, Tero [1 ,5 ]
Antonov, Yury [1 ,2 ]
Anttila, Lauri [6 ]
Valkama, Mikko [6 ]
Kosunen, Marko [3 ]
Ryynanen, Jussi [3 ]
机构
[1] Aalto Univ, Dept Elect & Nanoengn, Espoo 02150, Finland
[2] CoreHW, Helsinki 00100, Finland
[3] Aalto Univ, Sch Elect Engn, Dept Elect & Nanoengn, Espoo 02150, Finland
[4] LG Elect, Turku 20520, Finland
[5] CoreHW, Tampere 33720, Finland
[6] Tampere Univ, Dept Elect Engn, Tampere 33720, Finland
基金
欧盟地平线“2020”; 芬兰科学院;
关键词
CMOS integrated circuits; Marchand balun; outphasing; power amplifiers (PA); power combiners; radio transmitters; tri-phasing; TRANSMITTER; WLAN; TRANSFORMER;
D O I
10.1109/TMTT.2019.2952771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents a power amplifier (PA) design, which consists of eight class-D PA units on a single 28-nm CMOS die and a coupled-line power combiner on printed circuit board. The PA utilizes tri-phasing modulation, which combines polar and outphasing components in a way that eliminates linearity-degrading effects of multilevel outphasing while maintaining the back off efficiency.Each PA unit contains a cascoded output stage with a 3.6-V supply voltage, and multilevel operation is enabled by ON/OFF logic circuitry. Our analysis shows that the choice of power-combiner type is vital for reducing PA supply and ground ripple and thus ensuring reliable operation.Accordingly, the power combiner is implemented with extended Marchand baluns, which consist of input transmission lines and coupled-line sections. Unlike the original Marchand balun, our new topology is feasible for implementation under the layout restrictions caused by the multiple-unit PA on a single die.Measurement results show the PA achieving a peak output power of 29.7 dBm with a 34.7% efficiency, and operation with aggregated Long Term Evolution (LTE) signals at 1.7-GHz carrier frequency is verified with bandwidths up to 100 MHz.
引用
收藏
页码:1022 / 1034
页数:13
相关论文
共 50 条
  • [31] A Fully-Integrated Efficient CMOS Inverse Class-D Power Amplifier for Digital Polar Transmitters
    Chowdhury, Debopriyo
    Thyagarajan, Siva V.
    Ye, Lu
    Alon, Elad
    Niknejad, Ali M.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) : 1113 - 1122
  • [32] An over-current protection circuit for CMOS PWM class-D audio power amplifier applications
    Institute of Microelectronics, Xidian University, Xi'an 710071, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2008, 2 (271-275):
  • [33] Digitally-Controlled Polar Transmitter Using a Watt-Class Current-Mode Class-D CMOS Power Amplifier and Guanella Reverse Balun for Handset Applications
    Nakatani, Toshifumi
    Rode, Jeremy
    Kimball, Donald F.
    Larson, Lawrence E.
    Asbeck, Peter M.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) : 1104 - 1112
  • [34] CLASS-D VOLTAGE-SWITCHING MOSFET POWER-AMPLIFIER
    KAZIMIERCZUK, MK
    IEE PROCEEDINGS-B ELECTRIC POWER APPLICATIONS, 1991, 138 (06): : 285 - 296
  • [35] Efficient class-D audio power amplifier eliminates output filter
    Bindra, A
    ELECTRONIC DESIGN, 2000, 48 (08) : 45 - 45
  • [36] Design of a sawtooth generator applied for class-D audio power amplifier
    Liu, Ziyi
    Jing, Xingxing
    Xi, Wen
    INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS, PTS 1-4, 2013, 241-244 : 693 - 697
  • [37] Analysis of a cascade multilevel class-D power amplifier output harmonic
    Zhang, Ying
    Li, Yaohua
    Cai, Ling
    Meng, Qingde
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2007, 22 (07): : 103 - 108
  • [39] Class-D Power Amplifier with RF Pulse-Width Modulation
    Raab, Frederick H.
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 924 - 927
  • [40] A 28.1dBm class-D outphasing power amplifier in 45nm LP digital CMOS
    Xu, H.
    Palaskas, Y.
    Ravi, A.
    Sajadieh, M.
    Elmala, M.
    Soumyanath, K.
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 206 - 207