Reducing Inter-Application Interferences in Integrated CPU-GPU Heterogeneous Architecture

被引:0
|
作者
Wen, Hao [1 ]
Zhang, Wei [1 ]
机构
[1] Virginia Commonwealth Univ, Dept Elect & Comp Engn, Med Coll Virginia Campus, Richmond, VA 23284 USA
来源
2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2018年
关键词
D O I
10.1109/ICCD.2018.00050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Current heterogeneous CPU-GPU architectures integrate general purpose CPUs and highly thread-level parallelized GPUs (Graphic Processing Units) in the same die. The contention in shared resources between CPU and GPU, such as the last level cache (LLC), interconnection network and DRAM, may degrade both CPU and GPU performance. Our experimental results show that GPU applications tend to have much more power than CPU applications to compete for the shared resources in LLC and on-chip network, and therefore make CPU suffer from more performance loss. To reduce the GPU's negative impact on CPU performance, we propose a simple yet effective method based on probability to control the LLC replacement policy for reducing the CPU's inter-core conflict misses caused by GPU without significantly impacting GPU performance. In addition, we develop two strategies to combine the probability based method for the LLC and an existing technique called virtual channel partition (VCP) for the interconnection network to further improve the CPU performance. The first strategy statically uses an empirically pre-determined probability value associated with VCP, which can improve the CPU performance by 26% on average, but degrades GPU performance by 5%. The second strategy uses a sampling method to monitor the network congestion and dynamically adjust the probability value used, which can improve the CPU performance by 24%, and only have 1 or 2% performance overhead on GPU applications.
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [21] Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture
    Lee, Jaekyu
    Li, Si
    Kim, Hyesoon
    Yalamanchili, Sudhakar
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (12) : 1525 - 1538
  • [22] Set Variation-aware Shared LLC Management for CPU-GPU Heterogeneous Architecture
    Li, Zhaoying
    Ju, Lei
    Dai, Hongjun
    Li, Xin
    Zhao, Mengying
    Jia, Zhiping
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 79 - 84
  • [23] Efficient Matrix Factorization on Heterogeneous CPU-GPU Systems
    Yu, Yuanhang
    Wen, Dong
    Zhang, Ying
    Wang, Xiaoyang
    Zhang, Wenjie
    Lin, Xuemin
    2021 IEEE 37TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2021), 2021, : 1871 - 1876
  • [24] A Flexible Scheduling Framework for Heterogeneous CPU-GPU Clusters
    Sajjapongse, Kittisak
    Agarwal, Tejaswi
    Becchi, Michela
    2014 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2014,
  • [25] Heterogeneous parallel_for Template for CPU-GPU Chips
    Navarro, Angeles
    Corbera, Francisco
    Rodriguez, Andres
    Vilches, Antonio
    Asenjo, Rafael
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 47 (02) : 213 - 233
  • [26] Efficient Pattern Matching on CPU-GPU Heterogeneous Systems
    Sanz, Victoria
    Pousa, Adrian
    Naiouf, Marcelo
    De Giusti, Armando
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING (ICA3PP 2019), PT I, 2020, 11944 : 391 - 403
  • [27] Performance Optimization for CPU-GPU Heterogeneous Parallel System
    Wang, Yanhua
    Qiao, Jianzhong
    Lin, Shukuan
    Zhao, Tinglei
    2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), 2016, : 1259 - 1266
  • [28] Image Noise Removal on Heterogeneous CPU-GPU Configurations
    Sanchez, Maria G.
    Vidal, Vicente
    Arnal, Josep
    Vidal, Anna
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2014, 29 : 2219 - 2229
  • [29] A Survey on Task Scheduling of CPU-GPU Heterogeneous Cluster
    ZHOU Yiheng
    ZENG Wei
    ZHENG Qingfang
    LIU Zhilong
    CHEN Jianping
    ZTE Communications, 2024, 22 (03) : 83 - 90
  • [30] Improving CPU Performance through Dynamic GPU Access Throttling in CPU-GPU Heterogeneous Processors
    Rai, Siddharth
    Chaudhuri, Mainak
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 18 - 29