Strain effects on three-dimensional, two-dimensional, and one-dimensional silicon logic devices: Predicting the future of strained silicon

被引:49
作者
Baykan, Mehmet O. [1 ]
Thompson, Scott E. [1 ]
Nishida, Toshikazu [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
INDUCED PERFORMANCE ENHANCEMENT; SURFACE-ROUGHNESS SCATTERING; ELECTRONIC BAND-STRUCTURE; PHONON-LIMITED MOBILITY; MONTE-CARLO-SIMULATION; COULOMB SCATTERING; INVERSION-LAYERS; N-MOSFETS; NANOWIRE TRANSISTORS; BALLISTIC TRANSPORT;
D O I
10.1063/1.3488635
中图分类号
O59 [应用物理学];
学科分类号
摘要
Using a classification scheme based on carrier confinement type (electrostatic and spatial) and the degrees of freedom of the mobile carriers (3DOF, 2DOF, and 1DOF), strain effects on 3DOF to 1DOF silicon logic devices are compared from quantum confinement and device geometry perspectives. For these varied device geometries and types, the effects of strain-induced band splitting and band warping on the modification of the average conductivity effective mass and carrier scattering rates are evaluated. It is shown that the beneficial effects of strain-induced band splitting are the most effective for devices with little or no initial band splitting and become less so for devices with already large built-in band splitting. For these devices with large splitting energy, the potential for strain-induced carrier conductivity mass reduction through repopulation of lower energy bands and the suppression of optical intervalley phonon scattering are limited. On the other hand, for all devices without spatial confinement, a comparable amount of effective mass reduction occurs through favorable strain-induced band warping. Under spatial carrier confinement, much higher strain levels with respect to unconfined or electrically confined devices are required to observe strain-induced band warping in the band structure, with larger strain requirements as the confinement dimension decreases. In electrically confined volume-inversion devices, the favorable strain type required for carrier mass reduction results in increased surface scattering by bringing the carrier centroid closer to gate surfaces. However, for spatially confined volume-inversion devices, the favorable mechanical strain does not alter the carrier distribution in the device cross section. Consequently, strain is expected to be more effective in modification of low field carrier transport in electrically confined volume-inversion devices and less for spatially confined devices, with respect to conventional 2DOF planar metal-oxide-semiconductor field-effect transistors. On the other hand, for high-field quasiballistic transport, spatially confined devices, have the highest potential for strain-induced modification of device ballisticity, since the carrier backscattering ratio strongly depends on the surface roughness scattering rate at the source-end of the channel. (C) 2010 American Institute of Physics. [doi:10.1063/1.3488635]
引用
收藏
页数:24
相关论文
共 124 条
  • [1] Hole transport in UTB MOSFETs in strained-Si directly on insulator with strained-Si thickness less than 5 nm
    Aberg, I
    Hoyt, JL
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 661 - 663
  • [2] ELECTRONIC-PROPERTIES OF TWO-DIMENSIONAL SYSTEMS
    ANDO, T
    FOWLER, AB
    STERN, F
    [J]. REVIEWS OF MODERN PHYSICS, 1982, 54 (02) : 437 - 672
  • [3] Ultra-short n-MOSFETs with strained Si: device performance and the effect of ballistic transport using Monte Carlo simulation
    Aubry-Fortuna, V
    Bournel, A
    Dollfus, P
    Galdin-Retailleau, S
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (04) : 422 - 428
  • [4] DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE
    BALESTRA, F
    CRISTOLOVEANU, S
    BENACHIR, M
    BRINI, J
    ELEWA, T
    [J]. IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) : 410 - 412
  • [5] DEFORMATION POTENTIALS AND MOBILITIES IN NON-POLAR CRYSTALS
    BARDEEN, J
    SHOCKLEY, W
    [J]. PHYSICAL REVIEW, 1950, 80 (01): : 72 - 80
  • [6] Analysis of strained-silicon-on-insulator double-gate MOS structures
    Barin, N
    Fiegna, C
    Sangiorgi, E
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 169 - 172
  • [7] Will strain be useful for 10 nm quasi-ballistic FDSOI devices? An experimental study
    Barral, V.
    Poiroux, T.
    Rochette, F.
    Vinet, M.
    Barraud, S.
    Faynot, O.
    Tosti, L.
    Andrieu, F.
    Casse, M.
    Previtali, B.
    Ritzenthaler, R.
    Grosgeorges, P.
    Bernard, E.
    LeCarval, G.
    Munteanu, D.
    Autran, J. L.
    Deleonibus, S.
    [J]. 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 128 - +
  • [8] Bir G. L., 1974, SYMMETRY STRAIN INDU
  • [9] The high-k solution
    Bohr, Mark T.
    Chau, Robert S.
    Ghani, Tahir
    Mistry, Kaizad
    [J]. IEEE SPECTRUM, 2007, 44 (10) : 29 - 35
  • [10] Effect of strain on the electron effective mobility in biaxially strained silicon inversion layers: An experimental and theoretical analysis via atomic force microscopy measurements and Kubo-Greenwood mobility calculations
    Bonno, Olivier
    Barraud, Sylvain
    Mariolle, Denis
    Andrieu, Francois
    [J]. JOURNAL OF APPLIED PHYSICS, 2008, 103 (06)