A novel low noise design method for CMOS L-degeneration cascoded LNA

被引：0
|
作者：
Lee, SH
Juang, YZ
Chiu, CF
Chiou, HK
机构：
来源：
PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The noise optimization design of the CMOS LNA is important in communication IC. The conventional noise optimization method for L-degeneration cascoded LNA with noise mainly from active device loses the validity as the operating frequency increasing. In this paper, we present a novel noise optimization with gain matching design method for LNA with fully considerations of noise sources including the induced gate noise and the loss of gate inductor. The gate inductor will be an important issue when its quality factor is less than 20.
引用
收藏
页码：273 / 276
页数：4
相关论文
共 50 条
  • [1] Design of CMOS low noise amplifier with inductive degeneration for navigation application
    Sharma, Abhishek
    Kalra, Dheeraj
    Kumar, Manish
    Bhatia, Rajiv
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2024, 75 (06): : 458 - 466
  • [2] Design method for broadband CMOS RF LNA
    Gaubert, J
    Egels, M
    Pannier, P
    Bourdel, S
    ELECTRONICS LETTERS, 2005, 41 (07) : 382 - 384
  • [3] A novel noise optimization technique for inductively degenerated CMOS LNA
    Geng Zhiqing
    Wang Haiyong
    Wu Nanjian
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [4] Design of a low power LNA circuit with noise canceling approach in 90 nm CMOS process
    Singh, Vikram
    Kumar, Manoj
    Kumar, Nitin
    INTEGRATION-THE VLSI JOURNAL, 2024, 96
  • [5] Low Power CMOS LNA Design Optimization Techniques
    Wu, Xiushan
    Shen, Xiaoyan
    Wang, Zhigong
    Li, Qing
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1978 - +
  • [6] Design method for fully integrated CMOS RF LNA
    Egels, M
    Gaubert, J
    Pannier, P
    Bourdel, S
    ELECTRONICS LETTERS, 2004, 40 (24) : 1513 - 1514
  • [7] A 5.4 mW concurrent low noise CMOS LNA for L1/L5 GPS application
    Kim, Young-jin
    Eo, Yun Seong
    Baek, Donghyun
    IEICE ELECTRONICS EXPRESS, 2009, 6 (01): : 14 - 19
  • [8] Implementation and noise optimization of a 433 MHz low power CMOS LNA
    Wu, Xiushan
    Wang, Zhigong
    Li, Zhiqun
    Li, Qing
    Journal of Southeast University (English Edition), 2009, 25 (01) : 9 - 12
  • [9] A 1.5V low power CMOS LNA design
    Qi, Hong
    Jie, Zhang
    IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 1379 - +
  • [10] A Low-Power Low-Noise W-band LNA in 90-nm CMOS Process with Source Degeneration Technique
    Huang P.-H.
    Chiu C.-S.
    Huang G.-W.
    Chen K.-M.
    Wu L.-K.
    IEEE Microwave and Wireless Technology Letters, 2024, 34 (01): : 69 - 71
12345