共 10 条
[2]
Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2007, 18 (03)
:880-888
[3]
FPGA implementation of 64-bit exponential function for HPC
[J].
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2,
2007,
:718-721
[4]
Juang J. G., 2011, IEEE SYSTEM J, V5
[5]
NirmalaDevi M, 2009, ELEKTRON ELEKTROTECH, P69
[6]
Paukstaitis V, 2009, ELEKTRON ELEKTROTECH, P15
[7]
Raudonis V, 2008, ELEKTRON ELEKTROTECH, P31
[8]
Implementation issues of neuro-fuzzy hardware: Going toward HW/SW codesign
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2003, 14 (01)
:176-194
[9]
Rutka G, 2008, ELEKTRON ELEKTROTECH, P29
[10]
Yonggang W., 2011, IEEE T NUCL SCI, V58