Design and Implementation of Neural Networks Neurons with RadBas, LogSig, and TanSig Activation Functions on FPGA

被引:20
作者
Sahin, I. [1 ]
Koyuncu, I. [2 ]
机构
[1] Duzce Univ, Fac Tech Educ, Dept Elect & Comp Educ, TR-81620 Duzce, Turkey
[2] Duzce Univ, Duzce Vocat High Sch, Dept Control & Automat, TR-81010 Uzun Mustafa Mh, Duzce, Turkey
关键词
D O I
10.5755/j01.eee.120.4.1452
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
I. Sahin, I. Koyuncu. Design and Implementation of Neural Networks Neurons with RadBas, LogSig, and TanSig Activation Functions on FPGA // Electronics and Electrical Engineering. - Kaunas: Technologija, 2012. - No. 4(120). - P. 51-54. Artificial Neural Networks (ANNs) are utilized in several key areas such as prediction, classification, motor control, etc. When high performance is needed, FPGA realizations of the ANNs are preferred. In this study, we designed and implemented a total of 18 different FPGA-based neurons, 2, 4 and 6-input biased and non-biased with each having three different activation functions requiring the calculations of e(x). Our purpose was to show the possibility of implementing neural networks with exponential activation functions on current FPGAs and measure the performance of the neurons. The results showed that up to 10 neurons can fit in to the smallest Virtex-6 and the network can be clocked up to 405MHz. Ill. 6, bibl. 11, tabl. 2 (in English; abstracts in English and Lithuanian).
引用
收藏
页码:51 / 54
页数:4
相关论文
共 10 条
[1]   Development and Implementation of Parameterized FPGA-Based General Purpose Neural Networks for Online Applications [J].
Gomperts, Alexander ;
Ukil, Abhisek ;
Zurfluh, Franz .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2011, 7 (01) :78-89
[2]   Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization [J].
Himavathi, S. ;
Anitha, D. ;
Muthuramalingam, A. .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2007, 18 (03) :880-888
[3]   FPGA implementation of 64-bit exponential function for HPC [J].
Jamro, Ernest ;
Wiatr, Kazimierz ;
Wielgosz, Maciej .
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, :718-721
[4]  
Juang J. G., 2011, IEEE SYSTEM J, V5
[5]  
NirmalaDevi M, 2009, ELEKTRON ELEKTROTECH, P69
[6]  
Paukstaitis V, 2009, ELEKTRON ELEKTROTECH, P15
[7]  
Raudonis V, 2008, ELEKTRON ELEKTROTECH, P31
[8]   Implementation issues of neuro-fuzzy hardware: Going toward HW/SW codesign [J].
Reyneri, LM .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (01) :176-194
[9]  
Rutka G, 2008, ELEKTRON ELEKTROTECH, P29
[10]  
Yonggang W., 2011, IEEE T NUCL SCI, V58