Design of a hardware accelerator for real-time moment computation: A wavefront array approach

被引:3
|
作者
Hung, DL [1 ]
Cheng, HD
Sengkhamyong, S
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Richland, WA 99352 USA
[2] Utah State Univ, Dept Comp Sci, Logan, UT 84322 USA
[3] Amer Microsyst Inc, Pocatello, ID 83202 USA
关键词
moment-based feature extraction; parallel processing; real-time image analysis;
D O I
10.1109/41.744413
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In image processing, pattern recognition, and computer vision, one of the most powerful techniques for feature extraction is to use moments. Real-time applications of this method, however, have been prohibited due to the intensive computation encountered in calculating the moments. One solution to this problem is to adopt specially designed hardware accelerators. This paper describes, from a practical standpoint, the design of a custom hardware accelerator for speeding up the moment computation. The design of the core functional units and the design of the overall system based on a wavefront array architecture are discussed. The moment accelerator can be easily configured into different sizes to meet diverse application requirements cost effectively. Testing results based on implementation using field-programmable gate array devices show that, at an affordable cost, the proposed hardware accelerator can deliver real-time speeds for moment computation. Elimination of this computational bottleneck makes it possible to use moments-based features in real-time industrial applications.
引用
收藏
页码:207 / 218
页数:12
相关论文
共 50 条
  • [1] A reconfigurable hardware accelerator for moment computation
    Hung, DL
    Cheng, HD
    Sengkhamyong, S
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 238 - 241
  • [2] Hardware Accelerator for Real-Time Image Resizing
    Gour, Pranav Narayan
    Narumanchi, Sujay
    Saurav, Sumeet
    Singh, Sanjay
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [3] Implementation of a Hardware Accelerator for a Real-time Encryption System
    Shaher, Islam Mohamed
    Mahmoud, Moustafa
    Ibrahim, Hassan
    Ali, Moustafa
    Mostafa, Hassan
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 627 - 630
  • [4] A Hardware Accelerator for Contour Tracing in Real-Time Imaging
    Gupta, Sonal
    Goel, Shubh
    Kumar, Ayush
    Kar, Subrat
    IEEE SENSORS JOURNAL, 2024, 24 (18) : 29156 - 29166
  • [5] Design and analysis of real-time wavefront processor
    Zhou, LC
    Wang, CH
    Li, M
    Jiang, WH
    ADAPTIVE OPTICS AND APPLICATIONS III, 2004, 5639 : 193 - 198
  • [6] Design of a configurable accelerator for moment computation
    Hung, DL
    Cheng, HD
    Sengkhamyong, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 741 - 746
  • [7] CNN Hardware Accelerator for Real-Time Bearing Fault Diagnosis
    Chung, Ching-Che
    Liang, Yu-Pei
    Jiang, Hong-Jin
    SENSORS, 2023, 23 (13)
  • [8] The design of a hardware accelerator for real-time complete visibility graph construction and efficient FPGA implementation
    Sridharan, K
    Priya, TK
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (04) : 1185 - 1187
  • [9] A hardware accelerator for real-time extraction of the linear-time MSER algorithm
    20162402482937
    (1) Department of Electrical and Computer Engineering, Khalifa University, Abu Dhabi, United Arab Emirates, 1600, IEEE Industrial Electonics Society (IES) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [10] A Hardware Accelerator For Real-Time Extraction of The Linear-Time MSER Algorithm
    Alyammahi, Sohailah
    Salahat, Ehab
    Saleh, Hani
    Sluzek, Andrzej
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 65 - +