A novel current-mode micropower four quadrant CMOS analog multiplier/divider

被引:9
作者
Mahmoudi, A.
Khoei, A.
Hadidi, K. H.
机构
来源
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词
D O I
10.1109/EDSSC.2007.4450127
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper a novel differential input four quadrant current mode CMOS multiplier/divider circuit is presented. The translinear loops operating in the weak inversion mode are the basic building blocks in realization scheme. The circuit characterized with high accuracy over a wide signal dynamic range and very low power consumption. The simulation results show a linearity error of 2.8%, a -3dB bandwidth of about 19MHz and a maximum power consumption of 9 mu w.
引用
收藏
页码:321 / 324
页数:4
相关论文
共 6 条
  • [1] Translinear circuits in subthreshold MOS
    Andreou, AG
    Boahen, KA
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (02) : 141 - 166
  • [2] A novel current-mode very low power analog CMOS four quadrant multiplier
    Gravati, M
    Valle, M
    Ferri, G
    Guerrini, N
    Reyes, L
    [J]. ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 495 - 498
  • [3] GRAVATI M, 2005, P EUR C CIRC THEOR D, V3, P373
  • [4] LOPEZMARTIN AJ, 2001, ANALOG INTEGRATED SI, V28, P256
  • [5] MATCHING PROPERTIES OF MOS-TRANSISTORS
    PELGROM, MJM
    DUINMAIJER, ACJ
    WELBERS, APG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1433 - 1440
  • [6] TSIVIDIS Y, 1996, MIXED DIGITAL VLSI D