Projective Geometry and Precedence Constraint based Application Mapping on Multicore Network-On-Chip Systems

被引:0
作者
Porwal, Janak [1 ]
Diwale, Sanket [1 ]
Kumar, Vinay B. Y. [1 ]
Patkar, Sachin B. [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
来源
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2014年
关键词
Projective Geometry; Unified Mapping and Scheduling; Mesh; Perfect Difference Set; Network-on-chip; Precedence Constrained Scheduling;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we address the problems of mapping (spatial distribution) and scheduling (temporal distribution) of tasks of an application over multiple computational units or cores. Algorithms for these are chiefly of two kinds - one, mapping followed by scheduling and two - unified mapping and scheduling. In this paper, we explore a new network topology based on Projective Geometry (PG). We develop a precedence constrained scheduling based greedy algorithm to solve the combined mapping and scheduling problem. The algorithm is shown to perform better than other state of the art approches on large problem sizes. We also compare the efficiency of the algorithm on Mesh and PG networks and show that the PG network results in much better solutions (in terms of schedule makespan and link utilization). We propose the use of PG network topology combined with a simple greedy algorithm for designing highly efficient manycore network-on-chip (NoC) system.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] An efficient and cost effective application mapping for network-on-chip using Andean condor algorithm
    Mehmood, Farrukh
    Baloch, Naveed Khan
    Hussain, Fawad
    Amin, Waqar
    Hossain, M. Shamim
    Bin Zikria, Yousaf
    Yu, Heejung
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2022, 200
  • [42] PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping
    Bayar, Salih
    Yurdakul, Arda
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2116 - 2127
  • [43] Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip
    Sahu, Pradip Kumar
    Manna, Kanchan
    Shah, Nisarg
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (07) : 562 - 578
  • [44] Network-on-chip heuristic mapping algorithm based on isomorphism elimination for NoC optimisation
    Weng Xiaodong
    Liu Yi
    Yang Yintang
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06) : 272 - 280
  • [45] Efficient Application Specification for Network-on-Chip Exploration
    Zhang, Zhe
    Hu, Xiaoming
    2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 368 - 371
  • [46] BMM: A Binary Metaheuristic Mapping Algorithm for Mesh-Based Network-on-Chip
    Wang, Xilu
    Sun, Yongjun
    Gu, Huaxi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (03) : 628 - 631
  • [47] METEOR: Hybrid Photonic Ring-Mesh Network-on-Chip for Multicore Architectures
    Bahirat, Shirish
    Pasricha, Sudeep
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [48] A performance-centric ML-based multi-application mapping technique for regular Network-on-Chip
    Choudhary, Jitesh
    Sudarsan, Chitrapu Sai
    Soumya, J.
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [49] Pipelining-based High Throughput Low Energy Mapping on Network-on-Chip
    Yu, Ming-Yan
    Li, Ming
    Song, Jun-Jie
    Fu, Fang-Fa
    Bai, Yu-Xin
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 427 - 432
  • [50] Elastic Flow in an Application Specific Network-on-Chip
    Gebhardt, Daniel
    Stevens, Kenneth S.
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2008, 200 (01) : 3 - 15