Projective Geometry and Precedence Constraint based Application Mapping on Multicore Network-On-Chip Systems

被引:0
|
作者
Porwal, Janak [1 ]
Diwale, Sanket [1 ]
Kumar, Vinay B. Y. [1 ]
Patkar, Sachin B. [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
来源
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2014年
关键词
Projective Geometry; Unified Mapping and Scheduling; Mesh; Perfect Difference Set; Network-on-chip; Precedence Constrained Scheduling;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we address the problems of mapping (spatial distribution) and scheduling (temporal distribution) of tasks of an application over multiple computational units or cores. Algorithms for these are chiefly of two kinds - one, mapping followed by scheduling and two - unified mapping and scheduling. In this paper, we explore a new network topology based on Projective Geometry (PG). We develop a precedence constrained scheduling based greedy algorithm to solve the combined mapping and scheduling problem. The algorithm is shown to perform better than other state of the art approches on large problem sizes. We also compare the efficiency of the algorithm on Mesh and PG networks and show that the PG network results in much better solutions (in terms of schedule makespan and link utilization). We propose the use of PG network topology combined with a simple greedy algorithm for designing highly efficient manycore network-on-chip (NoC) system.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] An interconnection architecture for network-on-chip systems
    Suboh, S.
    Bakhouya, M.
    Gaber, J.
    El-Ghazawi, T.
    TELECOMMUNICATION SYSTEMS, 2008, 37 (1-3) : 137 - 144
  • [32] An interconnection architecture for network-on-chip systems
    S. Suboh
    M. Bakhouya
    J. Gaber
    T. El-Ghazawi
    Telecommunication Systems, 2008, 37 : 137 - 144
  • [33] Application driven routing for mesh based Network-on-Chip architectures
    Gogoi, Ankur
    Ghoshal, Bibhas
    Sachan, Akash
    Kumar, Rakesh
    Manna, Kanchan
    INTEGRATION-THE VLSI JOURNAL, 2022, 84 : 26 - 36
  • [34] Network-on-Chip virtualization in Chip-Multiprocessor Systems
    Trivino, Francisco
    Sanchez, Jose L.
    Alfaro, Francisco J.
    Flich, Jose
    JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 126 - 139
  • [35] A novel two-phase heuristic for application mapping onto mesh-based Network-on-Chip
    Wang, Xinyu
    Liu, Haikuo
    Yu, Zhigang
    Shen, Kele
    IEICE ELECTRONICS EXPRESS, 2016, 13 (03):
  • [36] An MPLS-Based Fat Tree Network-on-Chip Systems
    Sllame, Azeddien M.
    Salama, Nagwa
    2016 THIRD INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND ENGINEERING (ICACCE 2016), 2016, : 29 - 36
  • [37] CGMAP: a new approach to Network-on-Chip mapping problem
    Moein-darbari, Fahime
    Khademzade, Ahmad
    Gharooni-fard, Golnar
    IEICE ELECTRONICS EXPRESS, 2009, 6 (01): : 27 - 34
  • [38] Low-latency Mapping Algorithm for Network-on-Chip
    Cao, Qinping
    Qin, Huabiao
    Chen, Wu
    Yi, Sijun
    2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
  • [39] Statistical estimation and evaluation for communication mapping in Network-on-Chip
    Jing, Naifeng
    He, Weifeng
    Zhu, Yongxin
    Mao, Zhigang
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (02) : 220 - 229
  • [40] Mapping a pipelined data path onto a network-on-chip
    Kubisch, Stephan
    Cornelius, Claas
    Hecht, Ronald
    Timmermarm, Dirk
    2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 178 - 185