Hardware Accelerated Design of Millimeter Wave Antireflective Surfaces: A Comparison of Field-Programmable Gate Array (FPGA) and Graphics Processing Unit (GPU) Implementations

被引:0
|
作者
Kilic, Ozlem [1 ]
Huang, Miaoqing [2 ]
Conner, Charles [1 ]
Mirotznik, Mark S. [3 ]
机构
[1] Catholic Univ Amer, Dept Elect Engn & Comp Sci, Washington, DC 20064 USA
[2] Univ Arkansas, Dept Comp Sci & Comp Engn, Fayetteville, AR 72701 USA
[3] Univ Delaware, Dept Elect & Comp Engn, Newark, DE 19716 USA
来源
APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL | 2011年 / 26卷 / 03期
关键词
Antireflective Surface; Engineered Materials; FPGA; GPU; Parallel Computing; Reconfigurable Programming; High-Performance Computing; GRATINGS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Engineered materials that demonstrate a specific response to electromagnetic energy incident on them in antenna and radio frequency component design applications are in high demand due to both military and commercial needs. The design of such engineered materials typically requires numerically intensive computations to simulate their behavior as they may have electrically small features on a large area or often the overall system performance is required, which means modeling the entire integrated system. Furthermore, to achieve an optimal performance these simulations need to be run many times until a desired solution is achieved, presenting a major hindrance in arriving at a feasible solution in a reasonable amount of time. One example of such applications is the design of antireflective (AR) surfaces at millimeter wave frequencies, which often involves sub-wavelength gratings in an electrically large multilayer structure. This paper investigates the use of field-programmable gate arrays (FPGAs) and graphics processing units (GPUs) as coprocessors to the CPU in order to expedite the computation time. Preliminary results show that the hardware implementation (100 MHz) on Xilinx Virtex4LX200 FPGA is able to outperform a single-thread software implementation on Intel Itanium 2 processor (1.66 GHz) by 20 folds. However, the performance of the FPGA implementation lags behind the single-thread implementation on a modern Xeon (2.26 GHz) by 3.6x. On the other hand, modern GPUs demonstrate an evident advantage over both CPU and FPGA by achieving 20x speedup than the Xeon processor.
引用
收藏
页码:188 / 198
页数:11
相关论文
共 6 条
  • [1] Field-Programmable Gate Array-Based Hardware Design of Optical Fiber Transducer Integrated Platform
    Chu, Kai-Chun
    Chang, Kuo-Chi
    Wang, Hsiao-Chuan
    Lin, Yuh-Chung
    Hsu, Tsui-Lien
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2020, 15 (05) : 663 - 671
  • [2] Development and Assessment of a Field-Programmable Gate Array (FPGA)-Based Image Processing (FIP) System for Agricultural Field Monitoring Applications
    Antora, Sabiha Shahid
    Chang, Young K.
    Nguyen-Quang, Tri
    Heung, Brandon
    AGRIENGINEERING, 2023, 5 (02): : 886 - 904
  • [3] iFLEX: A Fully Open-Source, High-Density Field-Programmable Gate Array (FPGA)-Based Hardware Co-Processor for Vector Similarity Searching
    Minati, Ludovico
    Movsisyan, Vardan
    Mccormick, Matthew
    Gyozalyan, Khachatur
    Papazyan, Tigran
    Makaryan, Hrach
    Aldrigo, Stefano
    Harutyunyan, Taron
    Ghaltaghchyan, Hayk
    Mccormick, Chris
    Fandrich, Mick
    IEEE ACCESS, 2019, 7 : 112269 - 112283
  • [4] System On Chip (SOC) Design and Its Application in Image Matching Based on Field-Programmable Gate Array (FPGA) Technology and Photoelectric Wireless Sensor Network
    Zhang, Bianlian
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (12) : 1897 - 1906
  • [5] SAFETY CORE APPROACH FOR THE SYSTEM WITH HIGH DEMANDS FOR A SAFETY AND RELIABILITY DESIGN IN A PARTIALLY DYNAMICALLY RECON-FIGURABLE FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
    Leso, Martin
    Musil, Tomas
    NEURAL NETWORK WORLD, 2011, 21 (05) : 453 - 460
  • [6] Algorithm-Hardware Co-Optimization and Deployment Method for Field-Programmable Gate-Array-Based Convolutional Neural Network Remote Sensing Image Processing
    Ni, Shuo
    Wei, Xin
    Zhang, Ning
    Chen, He
    REMOTE SENSING, 2023, 15 (24)