64-bit carry-select adder with reduced area

被引：63
作者：
Kim, Y [1 ]
Kim, LS [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Yusong Gu, Taejon, South Korea
来源：
ELECTRONICS LETTERS | 2001年 / 37卷 / 10期
关键词：
D O I：
10.1049/el:20010430
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A carry-select adder can be implemented by using a single ripple-carry adder and an add-one circuit instead of using dual ripple-carry adders. A multiplexer-based add-one circuit is proposed to reduce the area with negligible speed penalty. The proposed 64 bit carry-select adder requires 42% fewer transistors than the conventional carry-select adder.
引用
收藏
页码：614 / 615
页数：2
相关论文
共 50 条
  • [41] A high-speed 4-bit Carry Look-Ahead architecture as a building block for wide word-length Carry-Select Adder
    Hasan, Mehedi
    Hossain, Muhammad Saddam
    Siddique, Abdul Hasib
    Hossain, Mainul
    Zaman, Hasan U.
    Islam, Sharnali
    MICROELECTRONICS JOURNAL, 2021, 109
  • [42] Modified Carry Select Adder for Power and Area Reduction
    Abhiram, T.
    Ashwin, T.
    Sivaprasad, B.
    Aakash, S.
    Anita, J. P.
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
  • [43] Low Power and Area Efficient Carry Select Adder
    Kumar, V. Nithish
    Raj, Pani Prithvi
    Lakshminarayanan, G.
    Sellathurai, Mathini
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (04) : 593 - 601
  • [44] A 3.5 NS, 64 BIT, carry-lookahead adder
    Dozza, D
    Gaddoni, M
    Baccarani, G
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 297 - 300
  • [45] A high speed 0.25μm 64-bit CMOS adder design
    Sun, XG
    Mao, ZG
    Lai, FC
    Ye, YZ
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 581 - 583
  • [46] Fast low-power 64-bit modular hybrid adder
    Perri, S
    Corsonello, P
    Cocorullo, G
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 609 - 617
  • [47] Optimization of mixed logic circuits with application to a 64-bit static adder
    Wan, YZ
    Shams, M
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 261 - 266
  • [48] Self-checking carry-select adder design based on two-rail encoding
    Vasudevan, Dilip P.
    Lala, Parag K.
    Parkerson, James Patrick
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) : 2696 - 2705
  • [49] Power - Performance optimal 64-bit carry-lookahead adders
    Zlatanovici, R
    Nikolic, B
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 321 - 324
  • [50] A 64-bit lookahead carry chain in inverted-domino logic
    Jia, S
    Liu, F
    Gao, J
    Liu, L
    Wang, X
    Zhang, TY
    Chen, ZJ
    Ji, LJ
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 281 - 284
12345