64-bit carry-select adder with reduced area

被引：63
|
作者：
Kim, Y [1 ]
Kim, LS [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Yusong Gu, Taejon, South Korea
来源：
ELECTRONICS LETTERS | 2001年 / 37卷 / 10期
关键词：
D O I：
10.1049/el:20010430
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A carry-select adder can be implemented by using a single ripple-carry adder and an add-one circuit instead of using dual ripple-carry adders. A multiplexer-based add-one circuit is proposed to reduce the area with negligible speed penalty. The proposed 64 bit carry-select adder requires 42% fewer transistors than the conventional carry-select adder.
引用
收藏
页码：614 / 615
页数：2
相关论文
共 50 条
  • [1] 64-bit carry-select adder with reduced area (vol 37, pg 614, 2001)
    Kim, Y
    Kim, LS
    ELECTRONICS LETTERS, 2001, 37 (25) : 1561 - 1561
  • [2] An area efficient 64-bit square root carry-select adder for low power applications
    He, YJ
    Chang, CH
    Gu, AM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4082 - 4085
  • [3] Erratum: 64-bit carry-select adder with reduced area (Electronics Letter (2001) 37:10 (614-615))
    Kim, Y.
    Kim, L.-S.
    Electronics Letters, 2001, 37 (25)
  • [4] Implementation of 64-Bit Kogge Stone Carry Select Adder with ZFC for Efficient Area
    Tapasvi, B.
    Sinduri, K. Bala
    Lakshmi, B. G. S. S. B.
    Kumar, N. Udaya
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [5] Design of a branch-based 64-bit carry-select adder in 0.18 μm partially depleted SOICMOS
    Nève, A
    Flandre, D
    Schettler, H
    Ludwig, T
    Hellner, G
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 108 - 111
  • [6] Implementation of an efficient 64-bit Carry Select Adder using Muxes
    Chandran, Rahul G.
    Saraswathi, N.
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 430 - 434
  • [7] Area and Power Efficient Carry-Select Adder
    Prasad, Govind
    Nayak, V. Shiva Prasad
    Sachin, S.
    Kumar, K. Lava
    Saikumar, Soma
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1897 - 1901
  • [8] Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL
    Deepthi, E.
    Rani, V. Moshe
    Manasa, K.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (11): : 91 - 94
  • [9] Power-delay product minimization in high-performance 64-bit carry-select adders
    Nève, A
    Schettler, H
    Ludwig, T
    Flandre, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (03) : 235 - 244
  • [10] Area-Delay-Power Efficient Carry-Select Adder
    Mohanty, Basant Kumar
    Patel, Sujit Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (06) : 418 - 422
12345