Design Space Exploration of RISC Architectures Using Retargetability

被引：0

作者：

Arora, Harsh ^{[1
]}

Gupta, Abhinav ^{[2
]}

Singhai, Raunak ^{[3
]}

Purwar, Diptanshu ^{[4
]}

机构：

[1] VIT Univ, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India

[2] Capital Float, Software R&D, Bangalore, Karnataka, India

[3] SAP Labs, Software Div, Madras, Tamil Nadu, India

[4] Samsung Elect, Mobile Comp Div, Noida, India

来源：

2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA) | 2015年

关键词：

Design Space Exploration; RISC Architecture; Retargetability; Architecture Description Language;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Processor development is done in stages. It is a safe bet if we start by modeling the processor at a high level of abstraction, perform refinements at high level, and when we are satisfied by the performance, go into manufacturing. The process of refinement is done by evaluating the design criteria. This process generally goes through a cycle that can be described as Design Space Exploration (DSE). In this paper, we describe how to model a processor in an Architecture Description Language (ADL), how to generate tools to perform DSE, and finally how to evaluate performance.

引用

页数：3

共 50 条

[1] Design Space Exploration of Stochastic Computing Architectures Implemented Using Integrated Optics
El-Derhalli, Hassnaa
Le Beux, Sebastien
Tahar, Sofiene
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) : 2158 - 2169
[2] Design space exploration of HSDPA subsystem algorithms and architectures
Ge, YQ
Wellig, A
Zory, J
VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1246 - 1250
[3] DESIGN SPACE EXPLORATION PROBLEM FORMULATION FOR DATAFLOWPROGRAMS ON HETEROGENEOUS ARCHITECTURES
Michalska, Malgorzata
Zufferey, Nicolas
Bezati, Endri
Mattavelli, Marco
2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), 2016, : 217 - 224
[4] AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration
Saussereau, Jonathan
Leroux, Camille
Begueret, Jean-Baptiste
Jego, Christophe
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[5] Behavioral Emulation for Scalable Design-Space Exploration of Algorithms and Architectures
Kumar, Nalini
Pascoe, Carlo
Hajas, Christopher
Lam, Herman
Stitt, Greg
George, Alan
HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2016 INTERNATIONAL WORKSHOPS, 2016, 9945 : 5 - 17
[6] Power/performance/thermal design-space exploration for multicore architectures
Monchiero, Matteo
Canal, Ramon
Gonzalez, Antonio
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, 19 (05) : 666 - 681
[7] Design space exploration of semantic segmentation CNN SalsaNext for constrained architectures
Renke, Oliver
Riggers, Christoph
Karrenbauer, Jens
Blume, Holger
2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 28 - 29
[8] Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures
Uscumlic, Bogdan
Enrici, Andrea
Pacalet, Renaud
Gharbi, Amna
Apvrille, Ludovic
Natarianni, Lionel
Roullet, Laurent
ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2020,
[9] BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration
Bai, Chen
Sun, Qi
Zhai, Jianwang
Ma, Yuzhe
Yu, Bei
Wong, Martin D. F.
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)
[10] Functional abstraction driven Design Space Exploration of heterogeneous programmable architectures
Mishra, P
Dutt, N
Nicolau, A
ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 256 - 261

← 1 2 3 4 5 →