Extended memory lifetime in spiking neural networks employing memristive synapses with nonlinear conductance dynamics

被引:30
作者
Brivio, S. [1 ]
Conti, D. [2 ]
Nair, M., V [3 ,4 ]
Frascaroli, J. [1 ]
Covi, E. [1 ]
Ricciardi, C. [2 ]
Indiveri, G. [3 ,4 ]
Spiga, S. [1 ]
机构
[1] CNR, IMM, Unit Agrate Brianza, Via C Olivetti 2, I-20864 Agrate Brianza, Italy
[2] Politecn Torino, Dipartimento Sci Applicata & Tecnol DISAT, Corso Duca Abruzzi 24, I-10129 Turin, Italy
[3] Univ Zurich, Inst Neuroinformat, Winterthurerstr 190, CH-8057 Zurich, Switzerland
[4] Swiss Fed Inst Technol, Winterthurerstr 190, CH-8057 Zurich, Switzerland
基金
欧盟地平线“2020”;
关键词
RRAM; memristor; neuromorphic; spiking neural network; memory lifetime; ReRAM; HfO2; TIMING-DEPENDENT PLASTICITY; DEVICES; RETENTION; CIRCUIT; NEURONS; MODEL;
D O I
10.1088/1361-6528/aae81c
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Spiking neural networks (SNNs) employing memristive synapses are capable of life-long online learning. Because of their ability to process and classify large amounts of data in real-time using compact and low-power electronic systems, they promise a substantial technology breakthrough. However, the critical issue that memristor-based SNNs have to face is the fundamental limitation in their memory capacity due to finite resolution of the synaptic elements, which leads to the replacement of old memories with new ones and to a finite memory lifetime. In this study we demonstrate that the nonlinear conductance dynamics of memristive devices can be exploited to improve the memory lifetime of a network. The network is simulated on the basis of a spiking neuron model of mixed-signal digital-analogue sub-threshold neuromorphic CMOS circuits, and on memristive synapse models derived from the experimental nonlinear conductance dynamics of resistive memory devices when stimulated by trains of identical pulses. The network learning circuits implement a spike-based plasticity rule compatible with both spike-timing and rate-based learning rules. In order to get an insight on the memory lifetime of the network, we analyse the learning dynamics in the context of a classical benchmark of neural network learning, that is hand-written digit classification. In the proposed architecture, the memory lifetime and the performance of the network are improved for memristive synapses with nonlinear dynamics with respect to linear synapses with similar resolution. These results demonstrate the importance of following holistic approaches that combine the study of theoretical learning models with the development of neuromorphic CMOS SNNs with memristive devices used to implement lifelong on-chip learning.
引用
收藏
页数:12
相关论文
共 66 条
[41]   Integration of nanoscale memristor synapses in neuromorphic computing architectures [J].
Indiveri, Giacomo ;
Linares-Barranco, Bernabe ;
Legenstein, Robert ;
Deligeorgis, George ;
Prodromakis, Themistoklis .
NANOTECHNOLOGY, 2013, 24 (38)
[42]   Optimization of Conductance Change in Pr1-xCaxMnO3-Based Synaptic Devices for Neuromorphic Systems [J].
Jang, Jun-Woo ;
Park, Sangsu ;
Burr, Geoffrey W. ;
Hwang, Hyunsang ;
Jeong, Yoon-Ha .
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (05) :457-459
[43]   Memristors for Energy-Efficient New Computing Paradigms [J].
Jeong, Doo Seok ;
Kim, Kyung Min ;
Kim, Sungho ;
Choi, Byung Joon ;
Hwang, Cheol Seong .
ADVANCED ELECTRONIC MATERIALS, 2016, 2 (09)
[44]   Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration [J].
Kadetotad, Deepak ;
Xu, Zihan ;
Mohanty, Abinash ;
Chen, Pai-Yu ;
Lin, Binbin ;
Ye, Jieping ;
Vrudhula, Sarma ;
Yu, Shimeng ;
Cao, Yu ;
Seo, Jae-Sun .
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2015, 5 (02) :194-204
[45]   Impact of Synaptic Device Variations on Pattern Recognition Accuracy in a Hardware Neural Network [J].
Kim, Sungho ;
Lim, Meehyun ;
Kim, Yeamin ;
Kim, Hee-Dong ;
Choi, Sung-Jin .
SCIENTIFIC REPORTS, 2018, 8
[46]   Overcoming catastrophic forgetting in neural networks [J].
Kirkpatricka, James ;
Pascanu, Razvan ;
Rabinowitz, Neil ;
Veness, Joel ;
Desjardins, Guillaume ;
Rusu, Andrei A. ;
Milan, Kieran ;
Quan, John ;
Ramalho, Tiago ;
Grabska-Barwinska, Agnieszka ;
Hassabis, Demis ;
Clopath, Claudia ;
Kumaran, Dharshan ;
Hadsell, Raia .
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2017, 114 (13) :3521-3526
[47]   Gradient-based learning applied to document recognition [J].
Lecun, Y ;
Bottou, L ;
Bengio, Y ;
Haffner, P .
PROCEEDINGS OF THE IEEE, 1998, 86 (11) :2278-2324
[48]   A million spiking-neuron integrated circuit with a scalable communication network and interface [J].
Merolla, Paul A. ;
Arthur, John V. ;
Alvarez-Icaza, Rodrigo ;
Cassidy, Andrew S. ;
Sawada, Jun ;
Akopyan, Filipp ;
Jackson, Bryan L. ;
Imam, Nabil ;
Guo, Chen ;
Nakamura, Yutaka ;
Brezzo, Bernard ;
Vo, Ivan ;
Esser, Steven K. ;
Appuswamy, Rathinakumar ;
Taba, Brian ;
Amir, Arnon ;
Flickner, Myron D. ;
Risk, William P. ;
Manohar, Rajit ;
Modha, Dharmendra S. .
SCIENCE, 2014, 345 (6197) :668-673
[49]  
Milo V, 2016, INT EL DEVICES MEET
[50]   Spike-timing-dependent plasticity in balanced random networks [J].
Morrison, Abigail ;
Aertsen, Ad ;
Diesmann, Markus .
NEURAL COMPUTATION, 2007, 19 (06) :1437-1467