Asynchronous logic design - from concepts to implementation

被引：0

作者：

Delvai, Martin ^{[1
]}

Steininger, Andreas ^{[1
]}

机构：

[1] Vienna Univ Technol, Inst Comp Engn, A-1040 Vienna, Austria

来源：

3RD INT CONF ON CYBERNETICS AND INFORMATION TECHNOLOGIES, SYSTEMS, AND APPLICAT/4TH INT CONF ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 1 | 2006年

关键词：

asynchronous logic; delay insensitive design; asynchronous processor micro-pipeline;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The large body of literature on asynchronous logic spans from theoretical concept papers to ASIC implementation reports. There is, however a considerable gap in between that we are addressing in this paper Starting from the basic concept of a methodology called Four State Logic (FSL) we show step by step how an FSL circuit can he implemented using standard gates. In order to facilitate efficient practical investigations of asynchronous design we propose an FPGA as a target platform and report our experiences.

引用

页码：81 / 86

页数：6

共 15 条

[1]

Bhamidipati R., 2002, INTEL TECHNOLOGY J, V6

[2]

DELVAI M, 2005, THESIS VIENNA U TECH

[3]

Delvai M., 2003, P 15 EUR C REAL TIM

[4] NULL Convention Logic(TM): A complete and consistent logic for asynchronous digital circuit synthesis [J].

Fant, KM ;

Brandt, SA .

INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, :261-273

[5] Clock distribution networks in synchronous digital integrated circuits [J].

Friedman, EG .

PROCEEDINGS OF THE IEEE, 2001, 89 (05) :665-692

[6] ASYNCHRONOUS DESIGN METHODOLOGIES - AN OVERVIEW [J].

HAUCK, S .

PROCEEDINGS OF THE IEEE, 1995, 83 (01) :69-93

[7]

HUFFMAN DA, 1954, J FRANKLIN I

[8]

*INT SEMATECH, 2003, INT TECHN ROADM SEM

[9]

MARTIN AJ, 1990, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE SIXTH MIT CONFERENCE, P263

[10] 4 STATE ASYNCHRONOUS ARCHITECTURES [J].

MCAULEY, AJ .

IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (02) :129-142

← 1 2 →