Dynamic task-level voltage scheduling optimizations

被引:21
作者
Barnett, JA [1 ]
机构
[1] Northrop Grumman Corp, El Segundo, CA 90245 USA
关键词
energy-aware systems; energy management; time management; dynamic voltage scheduling; agile voltage scheduling; power management points;
D O I
10.1109/TC.2005.77
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy versus delay trade-offs are explored for systems that must manage energy expenditure as well as computation deadlines. The focus is execution of a single process on a single processor. Two probabilistic process models are considered, along with a family of power dissipation models. The first process model assumes that process complexity is exactly c cycles with probability p(c). The second model considers the detailed branching and loop structure of the code. Probabilities are attached at branch points. The power models assume that energy dissipation per cycle is proportional to v(m) and that execution time for a cycle is proportional to v(-n), where v is supply voltage. The energy versus delay trade-off is implemented using dynamic voltage and clock adjustments. The problems solved include 1) minimize expected execution time given a hard energy budget and 2) minimize expected energy expenditure given a hard deadline. The problem of minimimizing the expected value of Q(E,T) where Q is a penalty function and E and T are, respectively, total energy and total time, is also solved using the first process model. Analysis determines theoretical conditions where it may be profitable to switch voltage or modify an a priori voltage schedule.
引用
收藏
页码:508 / 520
页数:13
相关论文
共 44 条
[11]  
Chandrakasan A, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P347, DOI 10.1109/LPE.1996.547537
[12]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[13]  
GILLILAND FD, 1995, CANCER EPIDEM BIOMAR, V4, P797
[14]   Hard real-time scheduling for low-energy using stochastic data and DVS processors [J].
Gruian, F .
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, :46-51
[15]  
GRUIAN F, 2001, P WORKSH POW MAN REA, P11
[16]   An efficient controller for variable supply-voltage low power processing [J].
Gutnik, V ;
Chandrakasan, A .
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, :158-159
[17]  
Hardy GH., 1988, Inequalities
[18]  
Igarashi M, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P36, DOI 10.1109/LPE.1997.621204
[19]  
*INT MICR TOSH, 2004, ADV CONF POW MAN INT
[20]  
Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188