Integration of Ferroelectric HfxZr1-xO2 on Vertical III-V Nanowire Gate-All-Around FETs on Silicon

被引：18

作者：

Persson, Anton E. O. ^{[1
]}

Zhu, Zhongyunshen ^{[1
]}

Athle, Robin ^{[2
]}

Wernersson, Lars-Erik ^{[1
]}

机构：

[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden

[2] Lund Univ, Dept Elect & Informat Technol & NanoLund, S-22100 Lund, Sweden

来源：

IEEE ELECTRON DEVICE LETTERS | 2022年 / 43卷 / 06期

基金：

瑞典研究理事会; 欧洲研究理事会;

关键词：

Logic gates; Silicon; FeFETs; Nanoscale devices; Switches; Temperature measurement; MOSFET; Ferroelectrics; ferroelectric field effect transistor (FeFET); gate-all-around MOSFET; hafnium zirconium oxide; InAs; vertical nanowire; TRANSISTORS;

D O I：

10.1109/LED.2022.3171597

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate a successful process scheme for the integration of a CMOS-compatible ferroelectric gate stack on a scaled vertical InAs nanowire gate-all-around MOSFET on silicon. The devices show promising device characteristics with nanosecond write time and large memory window of >1.5 V. In the current implementation, the device performance is mainly limited by access resistance, which is attributed to the thermal sensitivity of InAs. The findings indicate that the ferroelectricity is not intrinsically preventing future improvements of scaled III-V FeFETs.

引用

页码：854 / 857

页数：4

共 25 条

[11] InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors [J].

Memisevic, Elvedin ;

Svensson, Johannes ;

Lind, Erik ;

Wernersson, Lars-Erik .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (11) :4746-4751

[12] Current percolation path impacting switching behavior of ferroelectric FETs [J].

Mueller, Franz ;

Lederer, Maximilian ;

Olivo, Ricardo ;

Ali, Tarek ;

Hoffmann, Raik ;

Mulaosmanovic, Halid ;

Beyer, Sven ;

Duenkel, Stefan ;

Mueller, Johannes ;

Mueller, Stefan ;

Seidel, Konrad ;

Gerlach, Gerald .

2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,

[13] Reconfigurable frequency multiplication with a ferroelectric transistor [J].

Mulaosmanovic, Halid ;

Breyer, Evelyn T. ;

Mikolajick, Thomas ;

Slesazeck, Stefan .

NATURE ELECTRONICS, 2020, 3 (07) :391-397

[14] Ferroelectricity of HfxZr1-xO2 thin films fabricated by 300 °C low temperature process with plasma-enhanced atomic layer deposition [J].

Onaya, Takashi ;

Nabatame, Toshihide ;

Sawamoto, Naomi ;

Ohi, Akihiko ;

Ikeda, Naoki ;

Nagata, Takahiro ;

Ogura, Atsushi .

MICROELECTRONIC ENGINEERING, 2019, 215

[15] A method for estimating defects in ferroelectric thin film MOSCAPs [J].

Persson, Anton E. O. ;

Athle, Robin ;

Svensson, Johannes ;

Borg, Mattias ;

Wernersson, Lars-Erik .

APPLIED PHYSICS LETTERS, 2020, 117 (24)

[16] Reduced annealing temperature for ferroelectric HZO on InAs with enhanced polarization [J].

Persson, Anton E. O. ;

Athle, Robin ;

Littow, Pontus ;

Persson, Karl-Magnus ;

Svensson, Johannes ;

Borg, Mattias ;

Wernersson, Lars-Erik .

APPLIED PHYSICS LETTERS, 2020, 116 (06)

[17] Extrinsic and Intrinsic Performance of Vertical InAs Nanowire MOSFETs on Si Substrates [J].

Persson, Karl-Magnus ;

Berg, Martin ;

Borg, Mattias B. ;

Wu, Jun ;

Johansson, Sofia ;

Svensson, Johannes ;

Jansson, Kristofer ;

Lind, Erik ;

Wernersson, Lars-Erik .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) :2761-2767

[18]

Pesic M, 2016, INT RELIAB PHY SYM

[19] III-V compound semiconductor transistors-from planar to nanowire structures [J].

Riel, Heike ;

Wernersson, Lars-Erik ;

Hong, Minghwei ;

del Alamo, Jesus A. .

MRS BULLETIN, 2014, 39 (08) :668-677

[20]

Tahara K., 2021, PROC S VLSI TECHNOL, P1

← 1 2 3 →