Integration of Ferroelectric HfxZr1-xO2 on Vertical III-V Nanowire Gate-All-Around FETs on Silicon

被引:18
作者
Persson, Anton E. O. [1 ]
Zhu, Zhongyunshen [1 ]
Athle, Robin [2 ]
Wernersson, Lars-Erik [1 ]
机构
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
[2] Lund Univ, Dept Elect & Informat Technol & NanoLund, S-22100 Lund, Sweden
基金
瑞典研究理事会; 欧洲研究理事会;
关键词
Logic gates; Silicon; FeFETs; Nanoscale devices; Switches; Temperature measurement; MOSFET; Ferroelectrics; ferroelectric field effect transistor (FeFET); gate-all-around MOSFET; hafnium zirconium oxide; InAs; vertical nanowire; TRANSISTORS;
D O I
10.1109/LED.2022.3171597
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate a successful process scheme for the integration of a CMOS-compatible ferroelectric gate stack on a scaled vertical InAs nanowire gate-all-around MOSFET on silicon. The devices show promising device characteristics with nanosecond write time and large memory window of >1.5 V. In the current implementation, the device performance is mainly limited by access resistance, which is attributed to the thermal sensitivity of InAs. The findings indicate that the ferroelectricity is not intrinsically preventing future improvements of scaled III-V FeFETs.
引用
收藏
页码:854 / 857
页数:4
相关论文
共 25 条
[1]   Nanometre-scale electronics with III-V compound semiconductors [J].
del Alamo, Jesus A. .
NATURE, 2011, 479 (7373) :317-323
[2]   Impact of area scaling on the ferroelectric properties of back-end of line compatible Hf0.5Zr0.5O2 and Si:HfO2-based MFM capacitors [J].
Francois, T. ;
Grenouillet, L. ;
Coignus, J. ;
Vaxelaire, N. ;
Carabasse, C. ;
Aussenac, F. ;
Chevalliez, S. ;
Slesazeck, S. ;
Richter, C. ;
Chiquet, P. ;
Bocquet, M. ;
Schroeder, U. ;
Mikolajick, T. ;
Gaillard, F. ;
Nowak, E. .
APPLIED PHYSICS LETTERS, 2021, 118 (06)
[3]   Low-frequency noise in nanowire and planar III-V MOSFETs [J].
Hellenbrand, Markus ;
Kilpi, Olli-Pekka ;
Svensson, Johannes ;
Lind, Erik ;
Wernersson, Lars-Erik .
MICROELECTRONIC ENGINEERING, 2019, 215
[4]   Ferroelectric Vertical Gate-All-Around Field-Effect-Transistors With High Speed, High Density, and Large Memory Window [J].
Huang, Weixing ;
Zhu, Huilong ;
Zhang, Yongkui ;
Yin, Xiaogen ;
Ai, Xuezheng ;
Li, Junjie ;
Li, Chen ;
Li, Yangyang ;
Xie, Lu ;
Liu, Yongbo ;
Xiang, Jinjuan ;
Jia, Kunpeng ;
Li, Junfeng ;
Ye, T. C. .
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) :25-28
[5]   The future of ferroelectric field-effect transistor technology [J].
Khan, Asif Islam ;
Keshavarzi, Ali ;
Datta, Suman .
NATURE ELECTRONICS, 2020, 3 (10) :588-597
[6]   Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs [J].
Kilpi, Olli-Pekka ;
Svensson, Johannes ;
Lind, Erik ;
Wernersson, Lars-Erik .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :70-75
[7]   AS AND P DESORPTION FROM III-V SEMICONDUCTOR SURFACE IN METALORGANIC CHEMICAL VAPOR-DEPOSITION STUDIED BY SURFACE PHOTOABSORPTION [J].
KOBAYASHI, N ;
KOBAYASHI, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1991, 30 (10A) :L1699-L1701
[8]   High frequency III-V nanowire MOSFETs [J].
Lind, Erik .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (09)
[9]  
Luc QH, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P47, DOI 10.1109/VLSIT.2018.8510644
[10]   First Direct Measurement of Sub-Nanosecond Polarization Switching in Ferroelectric Hafnium Zirconium Oxide [J].
Lyu, X. ;
Si, M. ;
Shrestha, P. R. ;
Cheung, K. P. ;
Ye, P. D. .
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,