Waffle: A New Photonic Plasmonic Router for Optical Network on Chip

被引：7

作者：

Tang, Chao ^{[1
]}

Gu, Huaxi ^{[1
]}

Wang, Kun ^{[2
]}

机构：

[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Shaanxi, Peoples R China

[2] Xidian Univ, Sch Comp Sci & Technol, Xian 710071, Shaanxi, Peoples R China

来源：

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2018年 / E101D卷 / 09期

关键词：

optical interconnect; router; network on chip; ON-CHIP;

D O I：

10.1587/transinf.2018EDL8085

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Optical interconnect is a promising candidate for network on chip. As the key element in the network on chip, the routers greatly affect the performance of the whole system. In this letter, we proposed a new router architecture, Waffle, based on compact 2 x 2 hybrid photonicplasmonic switching elements. Also, an optimized architecture, Waffle-XY, was designed for the network employed XY routing algorithm. Both Waffle and Waffle-XY are strictly non-blocking architectures and can be employed in the popular mesh-like networks. Theoretical analysis illustrated that Waffle and Waffle-XY possessed a better performance compared with several representative routers.

引用

页码：2401 / 2403

页数：3

共 13 条

[1] A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation
Cisse, Ahmadou Dit Adi
Koibuchi, Michihiro
Yoshimi, Masato
Irie, Hidetsugu
Yoshinaga, Tsutomu
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (12): : 2545 - 2554
[2] Compact and low crosstalk waveguide crossing using impedance matched metamaterial
Ding, Weiqiang
Tang, Donghua
Liu, Yan
Chen, Lixue
Sun, Xiudong
[J]. APPLIED PHYSICS LETTERS, 2010, 96 (11)
[3] Gu H., 2008, Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, P203, DOI DOI 10.1145/1450135.1450181
[4] Five-Port Optical Router Based on Silicon Microring Optical Switches for Photonic Networks-on-Chip
Jia, Hao
Zhao, Yunchou
Zhang, Lei
Chen, Qiaoshan
Ding, Jianfeng
Fu, Xin
Yang, Lin
[J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2016, 28 (09) : 947 - 950
[5] System-Level Design Framework for Insertion-Loss-Minimized Optical Network-on-Chip Router Architectures
Lee, Jae Hoon
Yoo, Jae-Chern
Han, Tae Hee
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2014, 32 (18) : 3161 - 3174
[6] Mach-Zehnder-based five-port silicon router for optical interconnects
Li, Xianyao
Xiao, Xi
Xu, Hao
Li, Zhiyong
Chu, Tao
Yu, Jinzhong
Yu, Yude
[J]. OPTICS LETTERS, 2013, 38 (10) : 1703 - 1705
[7] Reliability Modeling and Management of Nanophotonic On-Chip Networks
Li, Zheng
Mohamed, Moustafa
Chen, Xi
Dudley, Eric
Meng, Ke
Shang, Li
Mickelson, Alan R.
Joseph, Russ
Vachharajani, Manish
Schwartz, Brian
Sun, Yihe
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 98 - 111
[8] Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip
Poon, Andrew W.
Xu, Fang
Luo, Xianshu
[J]. SILICON PHOTONICS III, 2008, 6898
[9] Optical 4x4 hitless Silicon router for optical Networks-on-Chip (NoC) (vol 16, pg 15915, 2008)
Sherwood-Droz, Nicolas
Wang, Howard
Chen, Long
Lee, Benjamin G.
Biberman, Aleksandr
Bergman, Keren
Lipson, Michal
[J]. OPTICS EXPRESS, 2008, 16 (23): : 19395 - 19395
[10] Hybrid Photonic-Plasmonic Nonblocking Broadband 5 x 5 Router for Optical Networks
Sun, Shuai
Narayana, Vikram K.
Sarpkaya, Ibrahim
Crandall, Joseph
Soref, Richard A.
Dalir, Hamed
El-Ghazawi, Tarek
Sorger, Volker J.
[J]. IEEE PHOTONICS JOURNAL, 2018, 10 (02):

← 1 2 →