Analytical model for output-buffered Banyan networks

被引：0
作者：
Chan, KS [1 ]
Chan, S [1 ]
Ko, KT [1 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Peoples R China
来源：
ELECTRONICS LETTERS | 1999年 / 35卷 / 05期
关键词：
D O I：
10.1049/el:19990252
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new model for evaluating the performance bf output-buffered Banyan networks is proposed. Not only the number of packets stored in a buffer, but also the stale of the buffer's head of line (HOL) packet ('new' or 'blocked'), are considered. Simulations are used to verify the accuracy of the model. The analytical result shows that, when the buffer size is large enough, say 10, the maximum throughput is close to saturation.
引用
收藏
页码：372 / 373
页数：2
相关论文
共 50 条
  • [41] An improvement of banyan networks and 2-dilated banyan networks based on bypasses positioning
    Pibulyarojana, K
    Kimura, S
    Ebihara, Y
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2000, E83B (07) : 1474 - 1487
  • [42] IMPROVING THE PERFORMANCE OF BANYAN NETWORKS
    GARG, U
    HUANG, YP
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1988, 14 (1-2) : 29 - 33
  • [43] The performance of multicast Banyan networks
    Yang, YY
    [J]. SIXTH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS, PROCEEDINGS, 1997, : 51 - 59
  • [44] The performance of multicast banyan networks
    Yang, YY
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2000, 60 (08) : 909 - 923
  • [45] Improving the performance of banyan networks
    Garg, Udai
    Huang, Yo-Ping
    [J]. Computers and Electrical Engineering, 1988, 14 (1-2) : 29 - 33
  • [46] A new analytical model for the Dual-Banyan ATM switch throughput calculation
    Radusinovic, I
    Pejanovic, M
    Petrovic, Z
    [J]. IEEE COMMUNICATIONS LETTERS, 2002, 6 (02) : 76 - 78
  • [47] PERFORMANCE MODELING OF A MULTI-BUFFERED BANYAN SWITCH UNDER BURSTY TRAFFIC
    MORRIS, TD
    PERROS, HG
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 891 - 895
  • [48] Exhaustive output arbitration of input buffered switch with buffered crossbar
    Yoon, BY
    Han, MS
    Lee, HS
    Kim, B
    Kim, WW
    [J]. ETRI JOURNAL, 2004, 26 (05) : 505 - 508
  • [49] Analytical model for Performance Evaluation of Blocking Banyan Switches supporting double priority traffic
    Garofalakis, John
    Stergiou, Eleftherios
    [J]. CTRQ 2008: INTERNATIONAL CONFERENCE ON COMMUNICATION THEORY, RELIABILITY, AND QUALITY OF SERVICE, PROCEEDINGS, 2008, : 25 - +
  • [50] A single-cycle output buffered router with layered switching for Networks-on-Chips
    Chen, Yancang
    Lu, Zhonghai
    Xie, Lunguo
    Li, Jinwen
    Zhang, Minxuan
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (04) : 906 - 916
12345