A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures

被引:10
作者
Dehghani, Abbas [1 ]
Jamshidi, Kamal [1 ]
机构
[1] Univ Isfahan, Comp Architecture Dept, Fac Comp Sci & Informat Technol, Esfahan, Iran
关键词
Multicore systems; network-on-chip; wireless interconnection; permanent fault; fault-tolerance; multi-objective optimization; PERFORMANCE EVALUATION; ROUTING ALGORITHMS; DISJOINT PATHS; DESIGN; NOC; SYSTEMS; LINKS;
D O I
10.1145/2814572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Wireless Network-on-Chip (WNoC) architectures have emerged as a promising interconnection infrastructure to address the performance limitations of traditional wire-based multihop NOCs. Nevertheless, the WNoC systems encounter high failure rates due to problems pertaining to integration and manufacturing of wireless interconnection in nano-domain technology. As a result, the permanent failures may lead to the formation of any shape of faulty regions in the interconnection network, which can break down the whole system. This issue is not investigated in previous studies on WNoC architectures. Our solution advocates the adoption of communication structures with both node and link on disjoint paths. On the other hand, the imposed costs of WNoC design must be reasonable. Hence, a novel approach to design an optimized fault-tolerant hybrid hierarchical WNoC architecture for enhancing performance as well as minimizing system costs is proposed. The experimental results indicate that the robustness of this newly proposed design is significantly enhanced in comparison with its the fault-tolerant wire-based counterparts in the presence of various faulty regions under both synthetic and application-specific traffic patterns.
引用
收藏
页数:37
相关论文
共 66 条
[1]  
[Anonymous], 2001, P EUR SIM MULT ESM 2
[2]  
[Anonymous], P 8 ANN C GEN EV COM
[3]  
[Anonymous], 2003, Interconnection Networks
[4]  
[Anonymous], IEEE T ELECT DEVICES
[5]  
[Anonymous], THESIS
[6]  
[Anonymous], P 5 ACM IEEE INT S N
[7]  
[Anonymous], 1994, EVOL COMPUT
[8]  
[Anonymous], THESIS
[9]  
[Anonymous], THESIS
[10]   A power and performance model for network-on-chip architectures [J].
Banerjee, N ;
Vellanki, P ;
Chatha, KS .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :1250-1255