Sub-60-mV / decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor

被引:63
|
作者
Ko, Eunah [1 ]
Lee, Hyunjae [1 ]
Goh, Youngin [2 ]
Jeon, Sanghun [2 ]
Shin, Changhwan [1 ,3 ]
机构
[1] Univ Seoul, Dept Elect & Comp Engn, Seoul 02504, South Korea
[2] Korea Univ, Dept Appl Phys, Segong 339700, South Korea
[3] SK Hynix, Icheon, South Korea
来源
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2017年 / 5卷 / 05期
基金
新加坡国家研究基金会;
关键词
Negative capacitance; steep switching devices; Hafnium-based ferroelectric material; FinFET; VOLTAGE AMPLIFICATION;
D O I
10.1109/JEDS.2017.2731401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The negative capacitance (NC) of ferroelectric materials has paved the way for achieving sub-60-mV/decade switching feature in complementary metal-oxide-semiconductor (CMOS) field-effect transistors, by simply inserting a ferroelectric thin layer in the gate stack. However, in order to utilize the ferroelectric capacitor (as a breakthrough technique to overcome the Boltzmann limit of the device using thermionic emission process), the thickness of the ferroelectric layer should be scaled down to sub-10-nm for ease of integration with conventional CMOS logic devices. In this paper, we demonstrate an NC fin-shaped field-effect transistor (FinFET) with a 6-nm-thick HfZrO ferroelectric capacitor. The performance parameters of NC FinFET such as on-/off-state currents and subthreshold slope are compared with those of the conventional FinFET. Furthermore, a repetitive and reliable steep switching feature of the NC FinFET at various drain voltages is demonstrated.
引用
收藏
页码:306 / 309
页数:4
相关论文
共 22 条
  • [1] Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching
    Jo, Jaesung
    Shin, Changhwan
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (03) : 245 - 248
  • [2] Investigation of 5-nm-Thick Hf0.5Zr0.5O2 Ferroelectric FinFET Dimensions for Sub-60-mV/Decade Subthreshold Slope
    Tsai, Meng-Ju
    Chen, Pin-Jui
    Ruan, Dun-Bao
    Hou, Fu-Ju
    Peng, Po-Yang
    Chen, Liu-Gu
    Wu, Yung-Chun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1033 - 1037
  • [3] Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO2 for Sub-60-mV/Decade Subthreshold Slope for Low Power Application
    Yan, Siao-Cheng
    Wu, Chen-Han
    Sun, Chong-Jhe
    Lin, Yi-Wen
    Yao, Yi-Ju
    Wu, Yung-Chun
    NANOMATERIALS, 2022, 12 (13)
  • [4] Ferroelectric Negative Capacitance GeSn PFETs With Sub-20 mV/decade Subthreshold Swing
    Zhou, Jiuren
    Han, Genquan
    Peng, Yue
    Liu, Yan
    Zhang, Jincheng
    Sun, Qing-Qing
    Zhang, David Wei
    Hao, Yue
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (08) : 1157 - 1160
  • [5] Charge Trapping Mechanism Leading to Sub-60-mV/decade-Swing FETs
    Daus, Alwin
    Vogt, Christian
    Munzenrieder, Niko
    Petti, Luisa
    Knobelspies, Stefan
    Cantarella, Giuseppe
    Luisier, Mathieu
    Salvatore, Giovanni A.
    Troster, Gerhard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (07) : 2789 - 2796
  • [6] Sustained Sub-60 mV/decade Switching via the Negative Capacitance Effect in MoS2 Transistors
    McGuire, Felicia A.
    Lin, Yuh-Chen
    Price, Katherine
    Rayner, G. Bruce
    Khandelwal, Sourabh
    Salahuddin, Sayeef
    Franklin, Aaron D.
    NANO LETTERS, 2017, 17 (08) : 4801 - 4806
  • [7] Sub-60 mV/decade switching in 2D negative capacitance field-effect transistors with integrated ferroelectric polymer
    McGuire, Felicia A.
    Cheng, Zhihui
    Price, Katherine
    Franklin, Aaron D.
    APPLIED PHYSICS LETTERS, 2016, 109 (09)
  • [8] Experimental observation of voltage amplification using negative capacitance for sub-60mV/decade CMOS devices
    Jo, Jaesung
    Shin, Changhwan
    CURRENT APPLIED PHYSICS, 2015, 15 (03) : 352 - 355
  • [9] Negative Capacitance Oxide Thin-Film Transistor With Sub-60 mV/Decade Subthreshold Swing
    Li, Yuxing
    Liang, Renrong
    Wang, Jiabin
    Jiang, Chunsheng
    Xiong, Benkuan
    Liu, Houfang
    Wang, Zhibo
    Wang, Xuefeng
    Pang, Yu
    Tian, He
    Yang, Yi
    Ren, Tian-Ling
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (05) : 826 - 829
  • [10] Compact Modeling Source-to-Drain Tunneling in Sub-10-nm GAA FinFET With Industry Standard Model
    Lin, Yen-Kai
    Duarte, Juan Pablo
    Kushwaha, Pragya
    Agarwal, Harshit
    Chang, Huan-Lin
    Sachid, Angada
    Salahuddin, Sayeef
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3569 - 3574