Sub-60-mV / decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor

被引:64
作者
Ko, Eunah [1 ]
Lee, Hyunjae [1 ]
Goh, Youngin [2 ]
Jeon, Sanghun [2 ]
Shin, Changhwan [1 ,3 ]
机构
[1] Univ Seoul, Dept Elect & Comp Engn, Seoul 02504, South Korea
[2] Korea Univ, Dept Appl Phys, Segong 339700, South Korea
[3] SK Hynix, Icheon, South Korea
基金
新加坡国家研究基金会;
关键词
Negative capacitance; steep switching devices; Hafnium-based ferroelectric material; FinFET; VOLTAGE AMPLIFICATION;
D O I
10.1109/JEDS.2017.2731401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The negative capacitance (NC) of ferroelectric materials has paved the way for achieving sub-60-mV/decade switching feature in complementary metal-oxide-semiconductor (CMOS) field-effect transistors, by simply inserting a ferroelectric thin layer in the gate stack. However, in order to utilize the ferroelectric capacitor (as a breakthrough technique to overcome the Boltzmann limit of the device using thermionic emission process), the thickness of the ferroelectric layer should be scaled down to sub-10-nm for ease of integration with conventional CMOS logic devices. In this paper, we demonstrate an NC fin-shaped field-effect transistor (FinFET) with a 6-nm-thick HfZrO ferroelectric capacitor. The performance parameters of NC FinFET such as on-/off-state currents and subthreshold slope are compared with those of the conventional FinFET. Furthermore, a repetitive and reliable steep switching feature of the NC FinFET at various drain voltages is demonstrated.
引用
收藏
页码:306 / 309
页数:4
相关论文
共 15 条
[1]  
[Anonymous], P IEEE INT EL DEV M
[2]   Phase transitions in ferroelectric silicon doped hafnium oxide [J].
Boescke, T. S. ;
Teichert, St. ;
Braeuhaus, D. ;
Mueller, J. ;
Schroeder, U. ;
Boettger, U. ;
Mikolajick, T. .
APPLIED PHYSICS LETTERS, 2011, 99 (11)
[3]   Ferroelectricity in hafnium oxide thin films [J].
Boescke, T. S. ;
Mueller, J. ;
Braeuhaus, D. ;
Schroeder, U. ;
Boettger, U. .
APPLIED PHYSICS LETTERS, 2011, 99 (10)
[4]   Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching [J].
Jo, Jaesung ;
Shin, Changhwan .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (03) :245-248
[5]   Negative Capacitance in Organic/Ferroelectric Capacitor to Implement Steep Switching MOS Devices [J].
Jo, Jaesung ;
Choi, Woo Young ;
Park, Jung-Dong ;
Shim, Jae Won ;
Yu, Hyun-Yong ;
Shin, Changhwan .
NANO LETTERS, 2015, 15 (07) :4553-4556
[6]   Experimental observation of voltage amplification using negative capacitance for sub-60mV/decade CMOS devices [J].
Jo, Jaesung ;
Shin, Changhwan .
CURRENT APPLIED PHYSICS, 2015, 15 (03) :352-355
[7]   Impact of temperature on negative capacitance field-effect transistor [J].
Jo, Jaesung ;
Shin, Changhwan .
ELECTRONICS LETTERS, 2015, 51 (01) :106-U119
[8]   Negative Capacitance FinFET With Sub-20-mV/decade Subthreshold Slope and Minimal Hysteresis of 0.48 V [J].
Ko, Eunah ;
Lee, Jae Woo ;
Shin, Changhwan .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (04) :418-421
[9]   Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers [J].
Ko, Eunah ;
Lee, Hyunjae ;
Park, Jung-Dong ;
Shin, Changhwan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) :5030-5035
[10]  
Lee M.H., 2016, INT ELECT DEVICE MEE, P306