Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0.18 μm CMOS process

被引:1
作者
Al, Al [1 ]
Reaz, Mamun Bin Ibne [1 ]
Jalil, Jubayer [1 ]
Alauddin, Mohd [1 ]
Ali, Mohd [1 ]
机构
[1] Univ Kebangsaan Malaysia, Dept Elect Elect & Syst Engn, Bangi 43600, Malaysia
关键词
flash ADC; temperature sensors; serial output; ADC; COMPARATOR;
D O I
10.4025/actascitechnol.v37i1.20870
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Current paper proposes a simple design of a 6-bit flash analog-to-digital converter (ADC) by process in 0.18 mu m CMOS. ADC is expected to be used within a temperature sensor which provides analog data output having a range of 360 mV to 560 mV. The complete system consisting of three main blocks, which are the threshold inverter quantization (TIQ)-comparator, the encoder and the parallel input serial output (PISO) register. The TIQ-comparator functions as quantization of the analog data to the thermometer code. The encoder converts this thermometer code to 6-bit binary code and the PISO register transforms the parallel data into a data series. The design aims to get a flash ADC on low power dissipation, small size and compatible with the temperature sensors. The method is proposed to set each of the transistor channel length to find out the threshold voltage difference of the inverter on the TIQ comparator. A portion design encoder and PISO registers circuit selected a simple circuit with the best performance from previous studies and adjusted to this system. The design has an input range of 285 to 600 mV and 6-bit resolution output. The chip area of the designed ADC is 844.48 x 764.77 mu m(2) and the power dissipation is 0.162 mu W with 1.6 V supply voltage.
引用
收藏
页码:33 / 40
页数:8
相关论文
共 50 条
  • [41] Design of 4-bit Flash Analog to Digital Converter using CMOS Comparator in Tanner Tool
    Kakde, Nupur S.
    Deshmukh, Amol Y.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (05): : 66 - 70
  • [42] Asynchronous 4-bit Flash Analog-to-digital CMOS Converter with Over- and Underflow Detection System
    Frankiewicz, Maciej
    Mroszczyk, Przemystaw
    Golda, Adam
    Kos, Andrzej
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 234 - 237
  • [43] A combined low power SAR capacitance-to-digital analog-to-digital converter for multisensory system
    Hui Jiang
    Ziqiang Wang
    Chun Zhang
    Hanjun Jiang
    Zhihua Wang
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 311 - 322
  • [44] A combined low power SAR capacitance-to-digital analog-to-digital converter for multisensory system
    Jiang, Hui
    Wang, Ziqiang
    Zhang, Chun
    Jiang, Hanjun
    Wang, Zhihua
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 311 - 322
  • [45] Design of Low-Power 3-Bit CMOS Flash ADC for Aerospace Applications
    Nidhi, N.
    Kumari, M.
    Prasad, D.
    Pandey, A.
    Solanki, S. S.
    Kumar, A.
    Thakur, K. K.
    Nath, V.
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATION SYSTEMS, MCCS 2018, 2019, 556 : 585 - 594
  • [46] A novel time-based low-power pipeline analog to digital converter
    Zarifi, Mohammad Hossein
    Frounchi, Javad
    Farshchi, Shahin
    Judy, Jack W.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (03) : 281 - 289
  • [47] Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process
    Wang, Chua-Chin
    Chao, Kuan-Yu
    Sampath, Sivaperumal
    Suresh, Ponnan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2069 - 2073
  • [48] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
    Fouzy, B. B. A.
    Reaz, M. B. I.
    Bhuiyan, M. A. S.
    Badal, M. T. I.
    Hashim, F. H.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
  • [49] A 30mW, 2.5 Gs/S Flash Analog to Digital Converter in 0.13μm CMOS TSMC Technology
    Babu, K. Murali Chandra
    Vardhini, P. A. Harsha
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3291 - 3295
  • [50] Low Power, Variable Resolution Pipelined Analog to Digital Converter with Sub Flash Architecture
    Adimulam, Mahesh Kumar
    Movva, Krishna Kumar
    Veeramachaneni, Sreehari
    Muthukrishnan, N. Moorthy
    Srinivas, M. B.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 204 - 207