Optimal wire sizing of buffered global interconnects

被引：2

作者：

Tang, Min ^{[1
]}

Mao, J. F. ^{[1
]}

Jiang, L. L. ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai, Peoples R China

来源：

MICROELECTRONICS INTERNATIONAL | 2007年 / 24卷 / 03期

关键词：

optimization techniques; wires; integrated circuits;

D O I：

10.1108/13565360710779145

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Purpose - This paper aims to obtain the optimal wire sizing of buffered global interconnects and to investigate the impact of weight factor on the optimized system performance for various technology nodes. Design/methodology/approach - The width and spacing of interconnects are optimized under two scenarios, and corresponding optimum line width is determined by minimizing the value of power-delay product which is defined as a figure of merit (FOM). Based on the results, the impact of weight factor on the optimized system performance, such as delay and power dissipation per unit length, is analyzed for various technology nodes. Findings - The analytical expressions of the optimum width are derived under two scenarios. Better FOMs can be achieved for the S = Wscenario, but the wireability of the chip degrades considerably. The optimized delay increases with the increasing of weight factor, while the optimized power dissipation decreases with it. For a given weight factor, smaller latency and less power dissipation can be achieved for the S = IN case. Originality/value - The analytical expressions of the optimum width of interconnects are given, and a comprehensive study of the impact of weight factor on the optimized results under two scenarios is presented.

引用

页码：11 / 17

页数：7

共 19 条

[1] Repeater design to reduce delay and power in resistive interconnect [J].

Adler, V ;

Friedman, EG .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (05) :607-616

[2]

Bakoglu H., 1990, CIRCUITS INTERCONNEC

[3] A power-optimal repeater insertion methodology for global interconnects in nanometer designs [J].

Banerjee, K ;

Mehrotra, A .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (11) :2001-2007

[4] Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling [J].

Banerjee, K ;

Mehrotra, A .

2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :195-198

[5] Analysis of on-chip inductance effects for distributed RLC interconnects [J].

Banerjee, K ;

Mehrotra, A .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) :904-915

[6] An efficient and optimal algorithm for simultaneous buffer and wire sizing [J].

Chu, CCN ;

Wong, DF .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) :1297-1304

[7]

Cong J, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P478, DOI 10.1109/ICCAD.1997.643579

[8] OPTIMAL WIRESIZING UNDER ELMORE DELAY MODEL [J].

CONG, JJS ;

LEUNG, KS .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) :321-336

[9] When are transmission-line effects important for on-chip interconnections? [J].

Deutsch, A ;

Kopcsay, GV ;

Restle, PJ ;

Smith, HH ;

Katopis, G ;

Becker, WD ;

Coteus, PW ;

Surovic, CW ;

Rubin, BJ ;

Dunne, RP ;

Gallo, T ;

Jenkins, KA ;

Terman, LM ;

Dennard, RH ;

SaiHalasz, GA ;

Krauter, BL ;

Knebel, DR .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) :1836-1846

[10]

KAHNG AB, 2000, P INT WORKSH SYST LE, P115

← 1 2 →