Latch divergency in microprocessor failure analysis

被引：0
|
作者：
Dahlgren, P [1 ]
Dickinson, P [1 ]
Parulkar, I [1 ]
机构：
[1] Sun Microsyst Inc, Proc & Network Prod, Sunnyvale, CA 94085 USA
来源：
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper presents an approach for analysis of system state differences observable through the scan chain for the debug of functional failures. A novel methodology for Latch Divergence Analysis (LDA) is proposed for creating stable failure signatures and reducing system noise. The methodology and processing flow have been integrated into the normal debug flow for the UltraSPARC(TM) family processors and have been successfully applied in numerous debugs in the bring-up of new products.
引用
收藏
页码：755 / 763
页数：9
相关论文
共 50 条
  • [1] Z80 MICROPROCESSOR INTERRUPT REGISTER LATCH
    JONES, HB
    ELECTRONIC ENGINEERING, 1984, 56 (692): : 29 - 29
  • [2] MICROPROCESSOR FAILURE DETECTOR
    HUTCHINGS, PD
    ELECTRONICS & WIRELESS WORLD, 1984, 90 (1584): : 33 - 33
  • [3] ANALYSIS OF FAILURE DATA COLLECTED FROM A TMR MICROPROCESSOR CONTROLLER
    WINGATE, GAS
    PREECE, C
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 861 - 868
  • [4] TESTING AND FAILURE ANALYSIS METHODOLOGY OF THE NS32532 MICROPROCESSOR
    SHIHADEH, E
    BECK, M
    BIRAN, D
    HOFFMAN, Y
    LIRAN, T
    MAYTAL, B
    MILSTEIN, Y
    NASRALLAH, R
    NEVO, Y
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 675 - 678
  • [5] MICROPROCESSOR FAILURE RATE PREDICTIONS
    HALIL, B
    MICROELECTRONICS AND RELIABILITY, 1978, 17 (01): : 211 - 221
  • [6] Failure Analysis on False Call Probe Pins of Microprocessor Test Equipment
    Tang, L. W.
    Ong, N. R.
    Mohamad, I. S. B.
    Alcain, J. B.
    Retnasamy, V.
    3RD ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2017 (EGM 2017), 2017, 1885
  • [7] Latch-based FPGA emulation method for design verification: case study with microprocessor
    Kim, M.
    Kong, J.
    Suh, T.
    Chung, S. W.
    ELECTRONICS LETTERS, 2011, 47 (09) : 532 - 533
  • [8] SHOCK SENSITIVITY FAILURE OF AUTOMOTIVE DOOR LATCH
    SISSOM, LE
    JOURNAL OF PRODUCTS LIABILITY, 1977, 1 (03) : 201 - 206
  • [9] Metastability analysis of CMOS latch
    Tooprakai, P
    Dejhan, K
    Mitatha, S
    Cheevasuvit, F
    Soonyeekan, C
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 229 - 232
  • [10] Stress analysis of elastic latch
    He, Gaorang
    Guti Huojian Jishu/Journal of Solid Rocket Technology, 1996, 19 (01):
12345