A Low Band Cellular Terminal Antenna Impedance Tuner in 130nm CMOS-SOI Technology

被引:0
作者
Lindstrand, Jonas [1 ]
Vasilev, Ivaylo [1 ]
Sjoland, Henrik [1 ]
机构
[1] Lund Univ, S-22100 Lund, Sweden
来源
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014) | 2014年
关键词
CMOS; Silicon-on-insulator (SOT); Impedance matching; Impedance tuner; Switches; PERFORMANCE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low band antenna impedance tuner in 130nm CMOS-SOI technology. It consists of three digitally controlled switched capacitor banks and two off-chip inductors and is intended for use in terminals supporting modern cellular standards like WCDMA and LTE. By using a negative gate bias in the off state, linearity can be improved and maintained. Measurements show an 01P3 exceeding +55dBm for all measured impedance states, which cover a VSWR of up to 5.4. The measured minimum loss is ldB or lower in the frequency range from 700-900MHz with spurious emissions below -30dBm at +33dBm input power. The switched capacitors are implemented with eight stacked transistors to yield a voltage handling of at least 20V, and in order to handle the large voltages custom designed capacitors are used.
引用
收藏
页码:459 / 462
页数:4
相关论文
共 50 条
[41]   A Compact and Low-Loss D-Band SPDT Switch Using 65-nm CMOS Technology [J].
Yoon, Joon-Hyuk ;
Choi, Ui-Gyu ;
Yang, Jong-Ryul .
IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2025, 35 (06) :726-729
[42]   An Ultra Low-Power Dual-Band IR-UWB Transmitter in 130-nm CMOS [J].
Batur, Okan Zafer ;
Akdag, E. ;
Akkurt, H. K. ;
Oncu, A. ;
Koca, M. ;
Dundar, G. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (11) :701-705
[43]   Integrated multi-band RF transceiver design for multi-standard applications using 130 nm CMOS technology [J].
Mansour, Marwa ;
Zekry, Abdelhalim ;
Ali, Mohammed K. ;
Shawkey, Heba .
MICROELECTRONICS JOURNAL, 2021, 110
[44]   A 18.4 dB Gain 0.95 dB NF Ku-Band LNA Design using 130 nm Bulk CMOS Technology [J].
Das, Indrajit ;
Kakara, Hari Kishore ;
Gupta, Partha Sarathi ;
Vanukuru, Venkata .
2024 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2024, :1171-1173
[45]   A 60 GHz LOW POWER DIRECT-CONVERSION QUADRATURE-PHASE TRANSMITTER IN 130 nm CMOS WITH LOW PROFILE CAVITY BACKED ANTENNA [J].
Chen, Bo ;
Su, Guodong ;
Shen, Li ;
Gao, Jianjun .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2015, 57 (04) :785-789
[46]   A V-band variable gain amplifier with low phase variation using 90-nm CMOS technology [J].
Tsai, Jeng-Han ;
Wang, Jen-Wei ;
Wu, Chung-Han .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (08) :1946-1949
[47]   A 30 GHz Low Power & High Gain Low Noise Amplifier with Gm-boosting in 28nm FD-SOI CMOS Technology [J].
Konidas, Georgios ;
Gkoutis, Panagiotis ;
Kolios, Vasilis ;
Kalivas, Grigorios .
2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,
[48]   Low-loss, Wideband SPDT Switches and Switched-Line Phase Shifter in 180-nm RF CMOS on SOI Technology [J].
Cardoso, Adilson S. ;
Saha, Prabir ;
Chakraborty, Partha S. ;
Fleischhauer, David M. ;
Cressler, John D. .
2014 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2014, :199-201
[49]   A W-Band 6.8 mW Low-Noise Amplifier in 90 nm CMOS Technology Using Noise Measure [J].
Yeh, Po-Chen ;
Kuo, Chien-Nan .
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[50]   K Band Low Power Voltage Controlled Oscillator Using 180 nm CMOS Technology With A New High Quality Inductor [J].
Mansour, Islam ;
Mosalam, H. ;
Allam, Ahmed ;
Abdel-Rahman, Adel B. ;
Pokharel, Ramesh K. .
2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,