A Low Band Cellular Terminal Antenna Impedance Tuner in 130nm CMOS-SOI Technology

被引：0
作者：
Lindstrand, Jonas [1 ]
Vasilev, Ivaylo [1 ]
Sjoland, Henrik [1 ]
机构：
[1] Lund Univ, S-22100 Lund, Sweden
来源：
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014) | 2014年
关键词：
CMOS; Silicon-on-insulator (SOT); Impedance matching; Impedance tuner; Switches; PERFORMANCE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a low band antenna impedance tuner in 130nm CMOS-SOI technology. It consists of three digitally controlled switched capacitor banks and two off-chip inductors and is intended for use in terminals supporting modern cellular standards like WCDMA and LTE. By using a negative gate bias in the off state, linearity can be improved and maintained. Measurements show an 01P3 exceeding +55dBm for all measured impedance states, which cover a VSWR of up to 5.4. The measured minimum loss is ldB or lower in the frequency range from 700-900MHz with spurious emissions below -30dBm at +33dBm input power. The switched capacitors are implemented with eight stacked transistors to yield a voltage handling of at least 20V, and in order to handle the large voltages custom designed capacitors are used.
引用
收藏
页码：459 / 462
页数：4
相关论文
共 50 条
[21]   A DC-20-GHz Impedance Tuner Using Power-Enhanced Stacked-FET Switch in 45-nm SOI CMOS [J].
Nguyen, Phat T. T. ;
Pancrazio, Stephen ;
Pham, Anh-Vu ;
Karbassi, A. ;
Clements, Matthew ;
Sacks, Scott .
IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (04) :459-462
[22]   A cost-efficient dynamic Ternary CAM in 130nm CMOS technology with planar complementary capacitors and TSR architecture [J].
Noda, H ;
Inoue, K ;
Mattausch, HJ ;
Koide, T ;
Arimoto, K .
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, :83-84
[23]   Ultra Low Power RF Cross-Coupled VCO Design in the Subthreshold Regime with High Immunity to PVT Variations in 130nm CMOS Technology [J].
Ghorbel, I. ;
Haddad, F. ;
Rahajandraibe, W. .
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[24]   A low power Ku phase locked oscillator in low cost 130 nm CMOS technology [J].
Magnani, Alessandro ;
Borgarino, Mattia ;
Viallon, Christophe ;
Parra, Thierry ;
Jacquemod, Gilles .
MICROELECTRONICS JOURNAL, 2014, 45 (06) :619-626
[25]   A Wideband Differential Low Noise Amplifier for TVWS Applications in 130 nm CMOS Technology [J].
Huo Yingge ;
Ali, Imran ;
Lee, Kang-Yoon .
2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, :83-84
[26]   Low-Power Rail-to-Rail Comparator in 130 nm CMOS Technology [J].
Nagy, Lukas ;
Arbet, Daniel ;
Kovac, Martin ;
Potocny, Miroslav ;
Stopjakova, Viera .
2022 32ND INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2022, :82-85
[27]   1.58 GHz Low Noise Amplifier Design and Verification in 130 nm CMOS Technology [J].
Surin, Igor K. ;
Antonov, Andrey A. ;
Shlemin, Dmitry L. .
2018 19TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM 2018), 2018, :231-234
[28]   High-Efficiency Low-Voltage 24GHz VCO in 130nm CMOS for FMCW Radar Applications [J].
Hossain, Maruf ;
Pursche, Udo ;
Meliani, Chafik ;
Heinrich, Wolfgang .
2013 8TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2013, :105-108
[29]   A 2.4-GHz fully integrated ESD-protected low-noise amplifier in 130-nm PD SOI CMOS technology [J].
El Kaamouchi, M. ;
Moussa, M. Si ;
Delatte, P. ;
Wybo, G. ;
Bens, A. ;
Raskin, J. -P. ;
Vanhoenacker-Janvier, D. .
2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, :2082-+
[30]   Scaling Hybrid-Integration of Silicon Photonics in Freescale 130nm to TSMC 40nm-CMOS VLSI Drivers for Low Power Communications [J].
Cunningham, John E. ;
Shubin, Ivan ;
Thacker, Hiren D. ;
Lee, Jin-Hyoung. ;
Li, Guoliang ;
Zheng, Xuezhe ;
Lexau, Jon ;
Ho, Ron ;
Mitchell, James G. ;
Luo, Ying ;
Yao, Jin ;
Raj, Kannan ;
Krishnamoorthy, Ashok V. .
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, :1518-1525
12345