A Low Band Cellular Terminal Antenna Impedance Tuner in 130nm CMOS-SOI Technology

被引：0

作者：

Lindstrand, Jonas ^{[1
]}

Vasilev, Ivaylo ^{[1
]}

Sjoland, Henrik ^{[1
]}

机构：

[1] Lund Univ, S-22100 Lund, Sweden

来源：

PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014) | 2014年

关键词：

CMOS; Silicon-on-insulator (SOT); Impedance matching; Impedance tuner; Switches; PERFORMANCE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low band antenna impedance tuner in 130nm CMOS-SOI technology. It consists of three digitally controlled switched capacitor banks and two off-chip inductors and is intended for use in terminals supporting modern cellular standards like WCDMA and LTE. By using a negative gate bias in the off state, linearity can be improved and maintained. Measurements show an 01P3 exceeding +55dBm for all measured impedance states, which cover a VSWR of up to 5.4. The measured minimum loss is ldB or lower in the frequency range from 700-900MHz with spurious emissions below -30dBm at +33dBm input power. The switched capacitors are implemented with eight stacked transistors to yield a voltage handling of at least 20V, and in order to handle the large voltages custom designed capacitors are used.

引用

页码：459 / 462

页数：4

共 50 条

[1] Experimental Investigation of Adaptive Impedance Matching for a MIMO Terminal With CMOS-SOI Tuners
Vasilev, Ivaylo
Lindstrand, Jonas
Plicanic, Vanja
Sjoland, Henrik
Lau, Buon Kiong
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (05) : 1622 - 1633
[2] A 130nm CMOS Polar Quantizer for Cellular Applications
Nazari, Peyman
Chun, Byung-Kwan
Kumar, Vipul
Middleton, Eric
Wang, Zheng
Heydari, Payam
2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 155 - 158
[3] Ultra Low Loss and High Linearity RF Switch using 130nm SOI CMOS Process
Zhu, Hongwei
Li, Qiuliang
Sun, Hao
Wang, Zhipeng
Liu, Ran
Liu, Yi
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 698 - 701
[4] An Integrated Reconfigurable Tuner in 45nm CMOS SOI Technology
Jou, Alice Yi-Szu
Liu, Chen
Mohammadi, Saeed
2015 IEEE 15TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2015, : 67 - 69
[5] A Low Power Low Noise VCO and a High Gain LNA for WSN in 130nm CMOS RF Technology
Mukherjee, Arnov
Rangaree, Pankaj H.
Asutkar, Gajendra M.
2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 268 - 274
[6] A low power, millimeter wave current-reuse cascade amplifier in 130nm CMOS technology
Farhadian, Marjan
Rastgari, Zahra
Nabovati, Hooman
International Journal of Simulation: Systems, Science and Technology, 2013, 14 (04): : 28 - 31
[7] Digital Low-Power High-Band UWB Pulse Generator in 130nm CMOS Process
Jung, Chang-Uk
Yoo, Hyun-Jin
Eo, Yun-Seong
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 652 - 654
[8] A Low Noise Amplifier in 130 nm SOI CMOS for ISM Applications
Han, Jiang-An
Kong, Zhi-Hui
Yu, Bo
Yang, Wan-Lan
Ma, Kaixue
Yeo, Kiat Seng
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 203 - 204
[9] Novel RRAM CMOS Non-Volatile Memory Cells in 130nm Technology
Bazzi, Hussein
Harb, Adnan
Aziza, Hassen
Moreau, Mathieu
2018 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2018, : 390 - 393
[10] A 22 Gbit/s PAM-4 receiver in 90nm CMOS-SOI technology
Toifl, T
Menolfi, C
Ruegg, M
Reutemann, R
Buchmann, P
Kossel, M
Morf, T
Schmatz, M
2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 380 - 383

← 1 2 3 4 5 →