Design of CMOS integrated circuits for radiation hardening and its application to space electronics

被引:0
|
作者
Deval, Yann [1 ]
Lapuyade, Herve [1 ]
Rivet, Francois [1 ]
机构
[1] Univ Bordeaux, CNRS, Bordeaux INP, Lab IMS,UMR5218, Talence, France
来源
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
关键词
Total Ionizing Dose; radiation hardened electronics; CMOS; Single Event Upset; voltage reference; OPA; memory; THRESHOLD VOLTAGE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper addresses some design tricks that allow canceling - or at least reducing - the sensitivity of silicon integrated circuits to radiation effects. Both analog and digital circuits are here addressed. Redundancy, specific topology, system-level compensation: any combination is helpful as long as it avoids the implementation of radiation hardened specific technologies, as these are both expensive and unsuited to most of the state-of-the-art building blocks.
引用
收藏
页数:4
相关论文
共 25 条
  • [1] The Research and Design of Anti-radiation CMOS Integrated Circuits
    Zhao Yuan
    Xu Lixin
    2015 IEEE 6TH INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION, AND EMC TECHNOLOGIES (MAPE), 2015, : 669 - 673
  • [2] Silicon nanowires integrated with CMOS circuits for biosensing application
    Jayakumar, G.
    Asadollahi, A.
    Hellstrom, P. -E.
    Garidis, K.
    Ostling, M.
    SOLID-STATE ELECTRONICS, 2014, 98 : 26 - 31
  • [3] Architectural Radiation Hardening of CMOS Power Management Circuits through Bias Tuning
    Koli, Gauri
    Nguyen, Liam
    Kitchen, Jennifer
    2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,
  • [4] New Proposed Methodology for Radiation Hardening By Design of MOS Circuits
    Shaker, Hesham Hassan
    Saleh, A. A.
    Amin, Mohamed Refky
    Habib, S. E. D.
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 190 - 193
  • [5] Evaluating Architectural, Redundancy, and Implementation Strategies for Radiation Hardening of FinFET Integrated Circuits
    Pagliarini, Samuel
    Benites, Luis
    Martins, Mayler
    Rech, Paolo
    Kastensmidt, Fernanda
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 1045 - 1053
  • [6] Radiation-hardened gate-around n-MOSFET structure for radiation-tolerant application-specific integrated circuits
    Lee, Min Su
    Lee, Hee Chul
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2012, 61 (10) : 1670 - 1674
  • [7] Radiation hardened by design RF circuits implemented in 0.13 μm CMOS technology
    Chen, W.
    Pouget, V.
    Gentry, G. K.
    Barnaby, H. J.
    Vermeire, B.
    Bakkaloglu, B.
    Kiaei, S.
    Holbert, K. E.
    Fouillat, P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3449 - 3454
  • [8] Optimization on Cell-library Design for Digital Application Specific Printed Electronics Circuits
    Llamas, Manuel
    Mashayekhi, Mohammad
    Carrabina, Jordi
    Matos, Jody
    Reis, Andre
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [9] Millimeter-Wave CMOS Radio Frequency Integrated Circuits Development and its Potential Applications
    Dawn, Debasis
    2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 146 - +
  • [10] Radiation-hardened gate-around n-MOSFET structure for radiation-tolerant application-specific integrated circuits
    Min Su Lee
    Hee Chul Lee
    Journal of the Korean Physical Society, 2012, 61 : 1670 - 1674