High-Speed Communication System Development using FPGA based CAM Implementation

被引:0
作者
Banerjee, Tribeni Prasad [1 ]
Konar, Amit [2 ]
Chowdhury, Joydeb Roy [1 ]
机构
[1] Cent Mech Engn Res Inst, Durgapur 713209, W Bengal, India
[2] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata, India
来源
2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009) | 2009年
关键词
Signal Processing; DSP; FPGA; ASIC; SoC; Data-Compression; CAM; Image and Video compression;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose a Lossless data compressor in high level throughput using re programable FPGA technology.Real time data compression is expected to play a crucial role in high rate data communication applications. Most available approaches have largely overlooked the impact of mixed pixels and subpixel targets, which can be accurately modeled and uncovered by resorting to the wealth of spectral information provided by hyperspectral image data. In this paper, we proposed an FPGA -based data compressor on the concept of CAM and Dictionary based compression technique has been proposed in this paper. It has been implemented on a Xilinx Spartan3 -II FPGA formed by several millions of gates, and with high computational power and compact size, which make this reconfigurable device very appealing for onboard, real-time data processing.
引用
收藏
页码:252 / +
页数:3
相关论文
共 50 条
  • [21] FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code
    Mandal, Swagata
    Sau, Suman
    Chakrabarti, Amlan
    Pal, Susanta Kumar
    Chattopadhyay, Subhasish
    2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 169 - 174
  • [22] Design of the interface boards for high-speed real-time serial communication system based on FPGA
    Wang Xiaojia
    Zhen Guoyong
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 3362 - 3365
  • [23] FPGA-based implementation of high-speed active noise and vibration controllers
    Leva, Alberto
    Piroddi, Luigi
    CONTROL ENGINEERING PRACTICE, 2011, 19 (08) : 798 - 808
  • [24] High-speed FPGA-based Design and Implementation of Text Search Processor
    Binh Kieu-Do-Nguyen
    Dang Tuan Kiet
    Trong-Thuc Hoang
    Inoue, Katsumi
    Usugi, Toshinori
    Odaka, Masanori
    Kameyama, Shuichi
    Cong-Kha Pham
    2022 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2022, : 109 - 112
  • [25] High-Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation
    Thamizharasan, V.
    Kasthuri, N.
    IETE JOURNAL OF RESEARCH, 2023, 69 (05) : 2301 - 2309
  • [26] Design of a High-speed Reconfigurable Serial Fieldbus with Reliable Communication Based on FPGA
    Zhao Xuejin
    Liu Zhuqing
    Hu Tianliang
    Zhang Chengrui
    MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 : 2125 - 2130
  • [27] Design and Implementation of High-Speed Real-Time Data Acquisition and Processing System based on FPGA
    Zhou, Guojuan
    Xiong, Guocan
    Yu, Fuhua
    Sun, Wen'E
    PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON SOCIAL SCIENCE AND TECHNOLOGY EDUCATION (ICSSTE 2016), 2016, 55 : 514 - 519
  • [28] High-speed Image Acquisition and Network Transmission System Based on FPGA
    Wang, Hao
    Weng, Zhi
    Li, Xiaochun
    Proceedings of the 2016 International Conference on Electrical, Mechanical and Industrial Engineering (ICEMIE), 2016, 51 : 72 - 75
  • [29] Implementation of high-speed fixed-point dividers on FPGA
    Sorokin, Nikolay
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2006, 6 (01): : 8 - 11
  • [30] FPGA implementation of the high-speed floating-point operation
    Ji, XS
    Wang, SR
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 626 - 629