Impact of BEOL Film Deposition on Poly-Si 3D NAND Device Characteristics

被引：0
|
作者：
Zhao, Yue-Xin [1 ,2 ,3 ]
Liu, Jun [3 ]
Hu, Xiao-Long [3 ]
Li, Yuan [3 ]
Hua, Zi-Qun [3 ]
Jin, Lei [1 ,2 ,3 ]
Huo, Zong-Liang [1 ,2 ,3 ]
机构：
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Yangtze Memory Technol Co Ltd, Wuhan 430205, Hubei, Peoples R China
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
基金：
中国国家自然科学基金;
关键词：
BEOL; film stack; 3D NAND; poly-Si; grain boundary traps; hydrogen passivation; HYDROGEN PASSIVATION; MOISTURE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work, the impact of back-end-of-line (BEOL) passivation film deposition on poly-Si 3D NAND device characteristics is investigated. Different interlayer film stacks in BEOL process are found to have significant influence on poly-Si grain boundary traps (GBT) passivation and cell device characteristics. It is considered that BEOL film stacks can influence poly-Si GBT density during subsequent hydrogen passivation process. By optimization of BEOL film stacks, device characteristics are significantly improved.
引用
收藏
页码：1228 / 1230
页数：3
相关论文
共 50 条
  • [1] Influence of BEOL process on poly-Si grain boundary traps passivation in 3D NAND flash memory
    Zhao, Yuexin
    Liu, Jun
    Hua, Ziqun
    Jin, Lei
    Huo, Zongliang
    SOLID-STATE ELECTRONICS, 2019, 156 : 28 - 32
  • [2] Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory
    Lee, Sang-Ho
    Kwon, Dae Woong
    Kim, Seunghyun
    Baek, Myung-Hyun
    Lee, Sungbok
    Kang, Jinkyu
    Jang, Woojae
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2019, 152 : 41 - 45
  • [3] A Case of Plasma-induced Film Breakdown in 3D NAND BEOL Dielectric Etch
    Liang, Ying-Hung
    Chiu, Yuan-Chieh
    Yang, Zusing
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2024 35TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, ASMC, 2024,
  • [4] Investigation of Shape Etching on Multi-layer SiO2/Poly-Si for 3D NAND Architecture
    Yang, Zusing
    Hsu, Fang-Hao
    Lin, Lo Yueh
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 24 - 26
  • [5] Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash
    Yang, Tao
    Xia, Zhiliang
    Fan, Dongyu
    Zhao, Dongxue
    Xie, Wei
    Yang, Yuancheng
    Liu, Lei
    Zhou, Wenxi
    Huo, Zongliang
    MICROMACHINES, 2023, 14 (01)
  • [6] Hysteresis Characteristics in Low Temperature Poly-Si Thin Film Transistors
    Chung, Hoon-Ju
    Kim, Dae-Hwan
    Kim, Byeong-Koo
    JOURNAL OF INFORMATION DISPLAY, 2005, 6 (04) : 6 - 10
  • [7] Influence of Grain Size Deviation on the Characteristics of Poly-Si Thin Film Transistor
    Shiral, Katsuya
    Oshiro, Fumiaki
    Noguchi, Takashi
    Koo, HyunMo
    Choi, HongSock
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2011, 59 (02) : 298 - 303
  • [8] Study on Characteristics of Poly-Si TFTs With 3-D Finlike Channels Fabricated by Nanoimprint Technology
    Chen, Henry J. H.
    Jhang, Jia-Rong
    Huang, Chien-Jen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2314 - 2320
  • [9] EFFECTS OF F+ IMPLANTATION ON THE CHARACTERISTICS OF POLY-SI FILMS AND LOW-TEMPERATURE N-CH POLY-SI THIN-FILM TRANSISTORS
    PARK, JW
    AHN, BT
    LEE, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (03): : 1436 - 1441
  • [10] Changes in the structure properties. and CMP manufacturability of a poly-Si film induced by deposition and annealing processes
    Park, Sungmin
    Jeong, Haedo
    Yoon, Sang-Hee
    JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2016, 234 : 125 - 130
12345