Effect of Lightly Doped Drain on the Electrical Characteristics of CMOS Compatible Vertical MOSFETs

被引:0
作者
Rubel, D. H. [1 ]
Sun, Kai [2 ]
Hall, S. [3 ]
Ashburn, P. [2 ]
Hakim, M. M. A. [1 ,2 ]
机构
[1] East West Univ, Main Rd, Dhaka 1212, Bangladesh
[2] Univ Southampton, Nano Res Grp, Southampton SO17 1BJ, Hants, England
[3] Univ Liverpool, Dept EEE, Liverpool L69 3GJ, Merseyside, England
来源
2015 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE) | 2015年
关键词
Fillet Local OXidation (FILOX); CMOS; Silicidation; vertical MOSFETs; OXIDATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Effects of lightly doped drain (LDD) on the 100 nm CMOS compatible vertical MOSFETs are investigated for different body doping. It is found that with the increase of LDD doping drive current of vertical MOSFET increases whereas subthreshold performance is degraded. The degradation of subthreshold performance is found to be more prominent at low body doping values. In addition, the threshold voltage of vertical MOSFET is found to decrease with the increase of LDD doping. These effects are explained by the reduction of the effective channel lengths and decrease in the source/ drain series resistances with the increase of LDD doping. This analysis reveals that the body doping of 100 nm vertical MOSFETs should be around 6 x 10(17) / cm3 to 1 x 10(18) / cm(3) with an appropriate anneal to deliver a LDD doping around 5 x 1019 / cm(3) for a good sub-threshold characteristics which is very significant for choosing appropriate body doping and LDD doping values for fabricating 100nm CMOS compatible vertical MOSFETs.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 8 条
  • [1] A low-power, highly scalable, vertical double-gate MOSFET using novel processes
    Cho, Hoon
    Kapur, Pawan
    Kalavade, Pranav
    Saraswat, Krishna C.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (02) : 632 - 639
  • [2] Improved Drive Current in RF Vertical MOSFETS Using Hydrogen Anneal
    Hakim, M. M. A.
    Abuelgasim, A.
    Tan, L.
    de Groot, C. H.
    Redman-White, W.
    Hall, S.
    Ashburn, P.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 279 - 281
  • [3] Self-Aligned Silicidation of Surround Gate Vertical MOSFETs for Low Cost RF Applications
    Hakim, M. M. A.
    Tan, L.
    Abuelgasim, A.
    Mallik, K.
    Connor, S.
    Bousquet, A.
    de Groot, C. H.
    Redman-White, W.
    Hall, S.
    Ashburn, P.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3318 - 3326
  • [4] Improved sub-threshold slope in short-channel vertical MOSFETs using FILOX oxidation
    Hakim, M. M. A.
    Tan, L.
    Buiu, O.
    Redman-White, W.
    Hall, S.
    Ashburn, P.
    [J]. SOLID-STATE ELECTRONICS, 2009, 53 (07) : 753 - 759
  • [5] Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation
    Kunz, VD
    Uchino, T
    de Groot, CH
    Ashburn, P
    Donaghy, DC
    Hall, S
    Wang, Y
    Hemment, PLF
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1487 - 1493
  • [6] An ultrathin vertical channel MOSFET for sub-100-nm applications
    Liu, HT
    Xiong, ZB
    Sin, JKO
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1322 - 1327
  • [7] Short-channel vertical sidewall MOSFETs
    Schulz, T
    Rösner, W
    Risch, L
    Korbel, A
    Langmann, U
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1783 - 1788
  • [8] Silvaco international, 2002, ATLAS US MAN DEV SIM