A Two-Stage Fully Differential Inverter-Based Self-Biased CMOS Amplifier With High Efficiency

被引:81
作者
Figueiredo, Michael [1 ,2 ]
Santos-Tavares, Rui [1 ,2 ]
Santin, Edinei [1 ,2 ]
Ferreira, Joao [1 ,2 ]
Evans, Guiomar [3 ,4 ]
Goes, Joao [1 ,2 ,5 ]
机构
[1] Univ Nova Lisboa, Fac Sci & Technol, Dept Elect Engn, P-2829516 Caparica, Portugal
[2] Univ Nova Lisboa, Ctr Technol & Syst UNINOVA CTS, P-2829516 Caparica, Portugal
[3] Univ Lisbon, Dept Fis, P-1749016 Lisbon, Portugal
[4] Univ Lisbon, Fac Ciencias, Ctr Fis Mat Condensada, P-1749016 Lisbon, Portugal
[5] S3 Grp, P-2825182 Caparica, Portugal
关键词
Amplifier; CMOS analog integrated circuits; fully differential; inverter; operational transconductance amplifier; self-biased; COMPENSATION TECHNIQUES; CASCODE; DESIGN; NOISE;
D O I
10.1109/TCSI.2011.2150910
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A two-stage fully differential CMOS amplifier comprising inverters as input structures and employing self-biasing techniques is presented. The proposed amplifier benefits from an optimum compensation through time-domain optimization which permits achieving high energy efficiency. Moreover, it achieves the highest efficiency of its class and although it relies on a quasi-class-A topology, it is comparable to class-AB amplifiers. Detailed circuit analyses such as differential-mode, common-mode feedback, noise, slew rate, and input/output range are carried out. Based on these analyses, a manual design methodology and a genetic algorithm based optimization are presented. Finally, the most relevant experimental results for an integrated circuit prototype designed in a 0.13 mu m 1.2 V standard CMOS technology are shown.
引用
收藏
页码:1591 / 1603
页数:13
相关论文
共 32 条
[1]   A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications [J].
Ahmadi, MM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (03) :169-173
[2]   AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].
AHUJA, BK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633
[3]  
[Anonymous], MATLAB
[4]   The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier [J].
Assaad, Rida S. ;
Silva-Martinez, Jose .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) :2535-2542
[5]   2 NOVEL FULLY COMPLEMENTARY SELF-BIASED CMOS DIFFERENTIAL-AMPLIFIERS [J].
BAZES, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) :165-168
[6]   CLASS AB CMOS AMPLIFIERS WITH HIGH-EFFICIENCY [J].
CALLEWAERT, LGA ;
SANSEN, WMC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :684-691
[7]   Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors [J].
Chew, KW ;
Yeo, KS ;
Chu, SF .
SOLID-STATE ELECTRONICS, 2004, 48 (07) :1101-1109
[8]   Analysis of switched-capacitor common-mode feedback circuit [J].
Choksi, O ;
Carley, LR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (12) :906-917
[9]   A 100-MHZ 100-DB OPERATIONAL-AMPLIFIER WITH MULTIPATH NESTED MILLER COMPENSATION STRUCTURE [J].
ESCHAUZIER, RGH ;
KERKLAAN, LPT ;
HUIJSING, JH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1709-1717
[10]  
EYNDE FNLO, 1990, IEEE J SOLID-ST CIRC, V25, P265