Intelligent Error Recovery Flow Prediction for Low Latency NAND Flash Memory System

被引:0
作者
Kang, Bogyeong [1 ]
Jee, Jeongju [1 ]
Park, Hyuncheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol KAIST, Sch Elect Engn, Daejeon, South Korea
来源
11TH INTERNATIONAL CONFERENCE ON ICT CONVERGENCE: DATA, NETWORK, AND AI IN THE AGE OF UNTACT (ICTC 2020) | 2020年
关键词
NAND flash memory system; error management; error-correction codes; machine learning; latency minimization; PERFORMANCE; CODES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To alleviate the reliability requirement of NAND flash memory due to the increased capacity, the importance of error management has been brought up. The current error recovery flow can cause a high latency because it performs error recovery techniques sequentially regardless of the memory status. In this paper, we propose a machine learning based error recovery flow prediction method that can select the appropriate start point of error recovery which results in minimum latency with successful decoding. In addition to finding the optimal starting point that achieves minimal latency, we carefully consider input features that can be obtained during the reading process and without additional overhead. By simulation, we show that the proposed prediction method can achieve highly improved latency performance compared to the conventional scheme.
引用
收藏
页码:1367 / 1372
页数:6
相关论文
共 13 条
  • [1] Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives
    Cai, Yu
    Ghose, Saugata
    Haratsch, Erich F.
    Luo, Yixin
    Mutlu, Onur
    [J]. PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1666 - 1704
  • [2] EXTENSIONS TO THE CART ALGORITHM
    CRAWFORD, SL
    [J]. INTERNATIONAL JOURNAL OF MAN-MACHINE STUDIES, 1989, 31 (02): : 197 - 217
  • [3] Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead
    Dong, Guiqiang
    Xie, Ningde
    Zhang, Tong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (09) : 2412 - 2421
  • [4] Separability of ternary codes for sparse designs of error-correcting output codes
    Escalera, Sergio
    Pujol, Oriol
    Radeva, Petia
    [J]. PATTERN RECOGNITION LETTERS, 2009, 30 (03) : 285 - 297
  • [5] Guiqiang Dong, 2012, IEEE International Conference on Communications (ICC 2012), P7024, DOI 10.1109/ICC.2012.6364887
  • [6] A 512-Gb 3-b/Cell 64-Stacked WL 3-D-NAND Flash Memory
    Kim, Chulbum
    Kim, Doo-Hyun
    Jeong, Woopyo
    Kim, Hyun-Jin
    Park, Il Han
    Park, Hyun-Wook
    Lee, JongHoon
    Park, JiYoon
    Ahn, Yang-Lo
    Lee, Ji Young
    Kim, Seung-Bum
    Yoon, Hyunjun
    Yu, Jae Doeg
    Choi, Nayoung
    Kim, NaHyun
    Jang, Hwajun
    Park, JongHoon
    Song, Seunghwan
    Park, YongHa
    Bang, Jinbae
    Hong, Sanggi
    Choi, Youngdon
    Kim, Moo-Sung
    Kim, Hyunggon
    Kwak, Pansuk
    Ihm, Jeong-Don
    Byeon, Dae Seok
    Lee, Jin-Yub
    Park, Ki-Tae
    Kyung, Kye-Hyun
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 124 - 133
  • [7] Liao YC, 2017, IEEE INT MEM WORKSH, P40
  • [8] Improving Read Performance of NAND Flash SSDs by Exploiting Error Locality
    Liu, Ren-Shuo
    Chuang, Meng-Yen
    Yang, Chia-Lin
    Li, Cheng-Hsuan
    Ho, Kin-Chu
    Li, Hsiang-Pang
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (04) : 1090 - 1102
  • [9] RBER-Aware Lifetime Prediction Scheme for 3D-TLC NAND Flash Memory
    Ma, Ruixiang
    Wu, Fei
    Zhang, Meng
    Lu, Zhonghai
    Wan, Jiguang
    Xie, Changsheng
    [J]. IEEE ACCESS, 2019, 7 : 44696 - 44708
  • [10] Adaptive Artificial Neural Network-Coupled LDPC ECC as Universal Solution for 3-D and 2-D, Charge-Trap and Floating-Gate NAND Flash Memories
    Nakamura, Toshiki
    Deguchi, Yoshiaki
    Takeuchi, Ken
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 745 - 754