A reconfigurable computing architecture for 5G communication

被引：0

作者：

Guo Yang ^{[1
,2
]}

Liu Zi-Jun ^{[1
]}

Yang Lei ^{[1
]}

Li Huan ^{[1
]}

Wang Dong-lin ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Automat, Beijing 100190, Peoples R China

[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China

来源：

JOURNAL OF CENTRAL SOUTH UNIVERSITY | 2019年 / 26卷 / 12期

关键词：

5G communication; instruction set; register file; code compression; throughput; power consumption;

D O I：

10.1007/s11771-019-4255-8

中图分类号：

TF [冶金工业];

学科分类号：

0806 ;

摘要：

5G baseband signal processing places greater real-time and reliability requirements on hardware. Based on the architecture of the MaPU, a reconfigurable computing architecture is proposed according to the characteristics of the 5G baseband signal processing. A dedicated instruction set for 5G baseband signal processing is proposed. The corresponding functional units are designed for reuse of hardware resources. A redirected register file is proposed to address latency and power consumption issues in internetwork. A two-dimensional code compression scheme is proposed for cases in which the use ratio of instruction memory is low. The access mode of the data memory is extended, the performance is improved and the power consumption is reduced. The throughput of 5G baseband processing algorithm is one to two orders of magnitude higher than that of the TMS320C6670 with less power consumption. The silicon area evaluated by layout is 5.8 mm(2), which is 1/6 of the MaPU's. The average power consumption is 0.7 W, which is 1/5 of the MaPU's.

引用

页码：3315 / 3327

页数：13

共 17 条

[1]

Cadence, 2019, TENS CONNX BBE FAM P

[2] Simultaneous Resource Binding and Interconnection Optimization Based on a Distributed Register-File Microarchitecture [J].

Cong, Jason ;

Fan, Yiping ;

Xu, Junjuan .

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (03)

[3]

DeHon Andre., 1999, DAC 99 P 36 ACMIEEE, P610, DOI DOI 10.1109/DAC.1999.782016

[4] Reconfigurable NC-OFDM Processor for 5G Communications [J].

Ferreira, Mario Lopes ;

Ferreira, Joao Canas .

PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, 2015, :199-204

[5]

Gonzalez-Plaza A, 2017, PROC EUR CONF ANTENN, P658, DOI 10.23919/EuCAP.2017.7928756

[6]

Guo Y, 2018, IEEE INT CONF ELECTR, P67, DOI 10.1109/ICEIEC.2018.8473572

[7]

HELKALA J, 2018, INT C EMB COMP SYST, P149, DOI [10.1109/SAMOS.2014.6893206, DOI 10.1109/SAMOS.2014.6893206]

[8]

Huang JD, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P169, DOI 10.1109/VDAT.2010.5496717

[9] Communication Synthesis for Interconnect Minimization Targeting Distributed Register-File Microarchitecture [J].

Huang, Juinn-Dar ;

Chen, Chia-I ;

Lin, Yen-Ting ;

Hsu, Wan-Ling .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (04) :1151-1155

[10]

Jin T, 2014, I SYMP CONSUM ELECTR, P306

← 1 2 →