Mechanism of Fermi level pinning at metal/germanium interfaces

被引:40
作者
Kasahara, K. [1 ]
Yamada, S. [1 ]
Sawano, K. [2 ]
Miyao, M. [1 ]
Hamaya, K. [1 ,3 ]
机构
[1] Kyushu Univ, Dept Elect, Fukuoka 8190395, Japan
[2] Tokyo City Univ, Adv Res Labs, Tokyo 1580082, Japan
[3] Japan Sci & Technol Agcy, PRESTO, Tokyo 1020075, Japan
关键词
METAL-SEMICONDUCTOR INTERFACES; SCHOTTKY-BARRIER FORMATION; GERMANIUM; ALLOYS; MODEL; GE;
D O I
10.1103/PhysRevB.84.205301
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The physical origin of Fermi level pinning (FLP) at metal/Ge interfaces has been argued over a long period. Using the Fe3Si/Ge(111) heterostructure developed originally, we can explore electrical transport properties through atomically matched metal/Ge junctions. Unlike the conventional metal/p-Ge junctions reported so far, we clearly observe rectifying current-voltage characteristics with a measurable Schottky barrier height, depending on the contact area of the Fe3Si/Ge(111) junction. These results indicate that one should distinguish between intrinsic and extrinsic mechanisms for discussing the formation of the Schottky barrier at metal/Ge interfaces. This study will be developed for understanding FLP for almost all the metal/semiconductor interfaces.
引用
收藏
页数:5
相关论文
共 30 条
[1]   Defect levels of dangling bonds in silicon and germanium through hybrid functionals [J].
Broqvist, Peter ;
Alkauskas, Audrius ;
Pasquarello, Alfredo .
PHYSICAL REVIEW B, 2008, 78 (07)
[2]   Fermi-level depinning for low-barrier Schottky source/drain transistors [J].
Connelly, D ;
Faulkner, C ;
Clifton, PA ;
Grupp, DE .
APPLIED PHYSICS LETTERS, 2006, 88 (01)
[3]   Fermi-level pinning and charge neutrality level in germanium [J].
Dimoulas, A. ;
Tsipas, P. ;
Sotiropoulos, A. ;
Evangelou, E. K. .
APPLIED PHYSICS LETTERS, 2006, 89 (25)
[4]   Source and Drain Contacts for Germanium and III-V FETs for Digital Logic [J].
Dimoulas, Athanasios ;
Toriumi, Akira ;
Mohney, Suzanne E. .
MRS BULLETIN, 2009, 34 (07) :522-529
[5]   Source-Drain Engineering Using Atomically Controlled Heterojunctions for Next-Generation SiGe Transistor Applications [J].
Hamaya, Kohei ;
Ando, Yuichiro ;
Sadoh, Taizoh ;
Miyao, Masanobu .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (01)
[6]   UNIFIED DISORDER INDUCED GAP STATE MODEL FOR INSULATOR-SEMICONDUCTOR AND METAL-SEMICONDUCTOR INTERFACES [J].
HASEGAWA, H ;
OHNO, H .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1986, 4 (04) :1130-1138
[7]   THEORY OF SURFACE STATES [J].
HEINE, V .
PHYSICAL REVIEW, 1965, 138 (6A) :1689-&
[8]   ATOMIC-STRUCTURE-DEPENDENT SCHOTTKY-BARRIER AT EPITAXIAL PB/SI(111) INTERFACES [J].
HESLINGA, DR ;
WEITERING, HH ;
VANDERWERF, DP ;
KLAPWIJK, TM ;
HIBMA, T .
PHYSICAL REVIEW LETTERS, 1990, 64 (13) :1589-1592
[9]  
Hu J., 2011, MRS BULL, V36, P112
[10]   Fermi level depinning in metal/Ge Schottky junction for metal source/drain Ge metal-oxide-semiconductor field-effect-transistor application [J].
Kobayashi, Masaharu ;
Kinoshita, Atsuhiro ;
Saraswat, Krishna ;
Wong, H. -S. Philip ;
Nishi, Yoshio .
JOURNAL OF APPLIED PHYSICS, 2009, 105 (02)