Load-Balanced Combined Input-Crosspoint Buffered Packet Switches

被引:4
|
作者
Rojas-Cessa, Roberto [1 ]
Dong, Ziqian [2 ]
机构
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
[2] New York Inst Technol, Dept Elect & Comp Engn, New York, NY 10023 USA
关键词
Buffered crossbar; round-trip time; crosspoint buffer; Birkhoff-von Neumann; load balancing; THROUGHPUT;
D O I
10.1109/TCOMM.2011.040111.100256
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Combined input-crosspoint buffered (CICB) switches can achieve high switching performance without speedup. However, the dedicated crosspoint buffers in a CICB switch may not be efficiently used, and throughput degradation may occur. This throughput degradation is especially observable under flows with high data rates and long distances between the line cards and the buffered crossbar. This paper introduces two load-balanced CICB switches: the load-balancing CICB switch with full access (LB-CICB-FA) and the load-balancing CICB switch with single access (LB-CICB-SA). The proposed switches use the crosspoint buffers efficiently and support long distances between the line cards and buffered crossbar with crosspoint buffers smaller than those in a CICB switch by a factor of.., where.. is the number of ports. It is proven that the LB-CICB-FA switch with random selection of the configuration of the load-balancing stage, input queues, and crosspoint queues is weakly stable under admissible independent and identical distributed (i.i.d.) traffic. Additional simulation results support the correctness of the theoretical analysis. Furthermore, it is shown that the throughput of the LB-CICB-SA switch with the longest-queue first (LQF) and first-come first-served (FCFS) as input and output arbitrations, respectively, is 100% under admissible i.i.d. traffic. The proposed switches keep cells in sequence and use no speedup. The low implementation complexity of the load-balancing stage is discussed and shown to be small.
引用
收藏
页码:1421 / 1433
页数:13
相关论文
共 50 条
  • [21] Throughput analysis of shared-memory crosspoint buffered packet switches
    Dong, Z.
    Rojas-Cessa, R.
    IET COMMUNICATIONS, 2012, 6 (09) : 1045 - 1053
  • [22] Twister Networks and Their Applications to Load-Balanced Switches
    Lien, Ching-Min
    Chang, Cheng-Shang
    Cheng, Jay
    Lee, Duan-Shin
    Liao, Jou-Ting
    2010 PROCEEDINGS IEEE INFOCOM, 2010,
  • [24] IMPROVED WINDOWING RULE FOR INPUT BUFFERED PACKET SWITCHES
    THOMAS, G
    MAN, J
    ELECTRONICS LETTERS, 1993, 29 (04) : 393 - 395
  • [25] Adaptive TDM Scheduling Scheme for Load-Balanced Switches
    Xia, Yu
    Zeng, Huaxin
    Shen, Zhijun
    Gao, Zhijiang
    IEEE COMMUNICATIONS LETTERS, 2011, 15 (07) : 758 - 760
  • [26] A uniform fine-grain frame spreading algorithm for avoiding packet reordering in load-balanced switches
    Dai, Yi
    Su, Jin-shu
    Sun, Zhi-gang
    Guan, Jian-bo
    2ND IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE, PROCEEDINGS, 2007, : 151 - 155
  • [27] A new packet scheduling algorithm for input-buffered multicast packet switches
    Liu, NH
    Yeung, KL
    GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 1695 - 1699
  • [28] An Improving Algorithm for Combined Input-Crosspoint-Queued Switches
    Xu, Ling
    Chen, Yueyun
    Gong, Zheng
    TRUSTWORTHY COMPUTING AND SERVICES (ISCTCS 2014), 2015, 520 : 281 - 287
  • [29] Performance of packet-to-cell segmentation schemes in input buffered packet switches
    Christensen, K
    Yoshigoe, K
    Roginsky, A
    Gunther, N
    2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, 2004, : 1097 - 1102
  • [30] On the behavior of PHM distributed schedulers for input buffered packet switches
    Asorey-Cacheda, R
    González-Castaño, FJ
    López-Bravo, C
    Pousada-Carballo, JM
    Rodríguez-Hernández, PS
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2003, 51 (07) : 1057 - 1060