DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era

被引:35
作者
Sarangi, Satyabrata [1 ]
Baas, Bevan [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2021年
关键词
D O I
10.1109/ISCAS51556.2021.9401196
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The estimation of classical CMOS "constant-field" or "Dennard" scaling methods that define scaling factors for various dimensional and electrical parameters have become less accurate in the deep-submicron regime, which drives the need for better estimation approaches especially in the educational and research domains. We present DeepScaleTool, a tool for the accurate estimation of deep-submicron technology scaling by modeling and curve fitting published data by a leading commercial fabrication company for silicon fabrication technology generations from 130 nm to 7 nm for the key parameters of area, delay, and energy. Compared to 10 nm-7 nm scaling data published by a leading foundry, the DeepScaleTool achieves an error of 1.7% in area, 2.5% in delay, and 5% in power. This compares favorably with another leading academic estimation method that achieves an error of 24% in area, 9.1% in delay, and 24.9% in power.
引用
收藏
页数:5
相关论文
共 50 条
[41]   Effect of wire delay on the design of prefix adders in deep-submicron technology [J].
Huang, ZJ ;
Ercegovac, MD .
CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, :1713-1717
[42]   Impact of single-event upsets in deep-submicron silicon technology [J].
Baumann, R .
MRS BULLETIN, 2003, 28 (02) :117-120
[43]   Implimentation and Evaluation of an Efficient Clock Distribution Network for Deep-Submicron Technology [J].
Rahman, Md. Abdur ;
Rahman, Md. Mamunur ;
Arifin, Farhadur .
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, :239-242
[44]   MULTILAYER RESIST DRY-ETCHING TECHNOLOGY FOR DEEP-SUBMICRON LITHOGRAPHY [J].
TOKASHIKI, K ;
SATO, K ;
AOTO, N ;
IKAWA, E .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1993, 11 (06) :2284-2287
[45]   Impact of Single-Event Upsets in Deep-Submicron Silicon Technology [J].
Robert Baumann .
MRS Bulletin, 2003, 28 :117-120
[46]   Output resistance scaling model for deep-submicron cmos buffers for timing performance optimisation [J].
Cappuccino, G ;
Pugliese, A ;
Cocorullo, G .
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 :329-336
[47]   A single photon avalanche diode array fabricated in deep-submicron CMOS technology [J].
Niclass, Cristiano ;
Sergio, Maximilian ;
Charbon, Edoardo .
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, :79-+
[48]   Low power domino logic circuits in deep-submicron technology using CMOS [J].
Garg, Sandeep ;
Gupta, Tarun Kumar .
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2018, 21 (04) :625-638
[49]   Technology-dependent modeling of deep-submicron MOSFET's and ULSI circuits [J].
Zhou, X ;
Chiah, SB ;
Lim, KY ;
Wang, YW ;
Yu, Y ;
Chwa, S ;
See, A ;
Chan, L .
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, :855-860
[50]   Effects of temperature in deep-submicron global interconnect optimization in future technology nodes [J].
Graziano, M ;
Casu, MR ;
Masera, G ;
Piccinini, G ;
Zamboni, M .
MICROELECTRONICS JOURNAL, 2004, 35 (10) :849-857