共 50 条
- [31] Guest editors' introduction: Defect-oriented testing in the deep-submicron era IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05): : 5 - 7
- [32] Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 490 - 494
- [35] Design technology research and education for deep-submicron systems of the next century 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 8 - 13
- [38] Challenge of a multiple-valued technology in recent deep-submicron VLSI 31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 241 - 244
- [39] Dual-metal gate technology for deep-submicron CMOS transistors 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 72 - 73
- [40] Effect of wire delay on the design of prefix adders in deep-submicron technology CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1713 - 1717