DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era

被引:18
作者
Sarangi, Satyabrata [1 ]
Baas, Bevan [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2021年
关键词
D O I
10.1109/ISCAS51556.2021.9401196
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The estimation of classical CMOS "constant-field" or "Dennard" scaling methods that define scaling factors for various dimensional and electrical parameters have become less accurate in the deep-submicron regime, which drives the need for better estimation approaches especially in the educational and research domains. We present DeepScaleTool, a tool for the accurate estimation of deep-submicron technology scaling by modeling and curve fitting published data by a leading commercial fabrication company for silicon fabrication technology generations from 130 nm to 7 nm for the key parameters of area, delay, and energy. Compared to 10 nm-7 nm scaling data published by a leading foundry, the DeepScaleTool achieves an error of 1.7% in area, 2.5% in delay, and 5% in power. This compares favorably with another leading academic estimation method that achieves an error of 24% in area, 9.1% in delay, and 24.9% in power.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] VTS 1995 - THE INFLUENCE OF DEEP-SUBMICRON TECHNOLOGY ON TESTING
    CAMPBELL, RI
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 4 - 4
  • [22] Physical-design tool takes on deep-submicron problems
    Lipman, J
    [J]. EDN, 1999, 44 (01) : 16 - 16
  • [23] SOC and deep-submicron technology drive new DFT strategies
    Desposito, J
    [J]. ELECTRONIC DESIGN, 1998, 46 (18) : 49 - +
  • [24] Four Quadrant Analog Multiplier with VCVS in Deep-submicron Technology
    Modi, Nipa B.
    Gandhi, Priyesh P.
    [J]. 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 1091 - 1094
  • [25] Plasma charging damage in deep-submicron CMOS technology and beyond
    Cheung, KP
    [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 315 - 320
  • [26] Gate engineering for performance and reliability in deep-submicron CMOS technology
    Yu, B
    Ju, DH
    Kepler, N
    King, TJ
    Hu, CM
    [J]. 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106
  • [27] An integrated environment for technology closure of deep-submicron IC designs
    Trevillyan, L
    Kung, D
    Puri, R
    Reddy, LN
    Kazda, MA
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (01): : 14 - 22
  • [29] LASCA - Interconnect parasitic extraction tool for deep-submicron IC design
    Ferreira, FK
    Moraes, F
    Reis, R
    [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 327 - 332
  • [30] Simplified and accurate power-analysis method for deep-submicron ASIC designs
    Huang, M
    Kwok, R
    Chan, SP
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2000, 147 (03): : 175 - 182