共 50 条
- [21] VTS 1995 - THE INFLUENCE OF DEEP-SUBMICRON TECHNOLOGY ON TESTING [J]. IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 4 - 4
- [24] Four Quadrant Analog Multiplier with VCVS in Deep-submicron Technology [J]. 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 1091 - 1094
- [25] Plasma charging damage in deep-submicron CMOS technology and beyond [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 315 - 320
- [26] Gate engineering for performance and reliability in deep-submicron CMOS technology [J]. 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106
- [27] An integrated environment for technology closure of deep-submicron IC designs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (01): : 14 - 22
- [29] LASCA - Interconnect parasitic extraction tool for deep-submicron IC design [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 327 - 332
- [30] Simplified and accurate power-analysis method for deep-submicron ASIC designs [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2000, 147 (03): : 175 - 182