DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era

被引:18
|
作者
Sarangi, Satyabrata [1 ]
Baas, Bevan [1 ]
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2021年
关键词
D O I
10.1109/ISCAS51556.2021.9401196
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The estimation of classical CMOS "constant-field" or "Dennard" scaling methods that define scaling factors for various dimensional and electrical parameters have become less accurate in the deep-submicron regime, which drives the need for better estimation approaches especially in the educational and research domains. We present DeepScaleTool, a tool for the accurate estimation of deep-submicron technology scaling by modeling and curve fitting published data by a leading commercial fabrication company for silicon fabrication technology generations from 130 nm to 7 nm for the key parameters of area, delay, and energy. Compared to 10 nm-7 nm scaling data published by a leading foundry, the DeepScaleTool achieves an error of 1.7% in area, 2.5% in delay, and 5% in power. This compares favorably with another leading academic estimation method that achieves an error of 24% in area, 9.1% in delay, and 24.9% in power.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Scaling of InGaAs MOSFETs into deep-submicron
    Wu, Yanqing
    Ye, Peide D.
    GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 2, 2010, 28 (05): : 185 - 201
  • [2] Scaling Transistors into the Deep-Submicron Regime
    Paul A. Packan
    MRS Bulletin, 2000, 25 : 18 - 21
  • [3] Scaling transistors into the deep-submicron regime
    Packan, PA
    MRS BULLETIN, 2000, 25 (06) : 18 - 21
  • [4] DEEP-SUBMICRON TECHNOLOGY FORCES DESIGN-TOOL CHANGES
    MALINIAK, L
    ELECTRONIC DESIGN, 1995, 43 (07) : 53 - 53
  • [5] Deep-submicron technology comparisons
    Payne, R
    COMPUTER DESIGN, 1996, 35 (01): : 143 - &
  • [6] Scaling effects on deep-submicron vertical MOSFETs
    Ahmadi, A
    Rowlands, DD
    Alam, K
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [7] Scaling of InGaAs MOSFETs into deep-submicron regime
    Wu, Y. Q.
    Gu, J. J.
    Ye, P. D.
    2010 22ND INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2010,
  • [8] Low power SOC in deep-submicron era
    Lee, YT
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 421 - 421
  • [9] ANALYSIS OF A HETEROJUNCTION MOSFET STRUCTURE FOR DEEP-SUBMICRON SCALING
    HARELAND, SA
    TASCH, AF
    MAZIAR, CM
    COMPOUND SEMICONDUCTORS 1994, 1995, (141): : 807 - 812
  • [10] Interconnect strategy in deep-submicron DRAM technology
    Wee, JK
    Kim, SH
    Park, YJ
    Kim, SJ
    Chung, JY
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 345 - 348