A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs

被引:70
作者
Fowers, Jeremy [1 ]
Kim, Joo-Young [1 ]
Burger, Doug [1 ]
Hauck, Scott [1 ,2 ]
机构
[1] Microsoft Res, Redmond, WA 98052 USA
[2] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
来源
2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2015年
关键词
FPGA; data compression; LZ77; Huffman encoding; hardware accelerator; Xpress; high throughput;
D O I
10.1109/FCCM.2015.46
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Data compression techniques have been the subject of intense study over the past several decades due to exponential increases in the quantity of data stored and transmitted by computer systems. Compression algorithms are traditionally forced to make tradeoffs between throughput and compression quality (the ratio of original file size to compressed file size). FPGAs represent a compelling substrate for streaming applications such as data compression thanks to their capacity for deep pipelines and custom caching solutions. Unfortunately, data hazards in compression algorithms such as LZ77 inhibit the creation of deep pipelines without sacrificing some amount of compression quality. In this work we detail a scalable fully pipelined FPGA accelerator that performs LZ77 compression and static Huffman encoding at rates up to 5.6 GB/s. Furthermore, we explore tradeoffs between compression quality and FPGA area that allow the same throughput at a fraction of the logic utilization in exchange for moderate reductions in compression quality. Compared to recent FPGA compression studies, our emphasis on scalability gives our accelerator a 3.0x advantage in resource utilization at equivalent throughput and compression ratio.
引用
收藏
页码:52 / 59
页数:8
相关论文
共 19 条
[1]  
Abdelfattah M. S., 2014, INT WORKSH OPENCL
[2]  
Deorowicz S., 2014, Silesia compression corpus
[3]  
Deutsch P., 1996, Gzip file format specification version 4.3
[4]  
Deutsch P., 1996, RFC 1951 DEFLATE COM
[5]  
Deutsch Peter., 1996, Zlib compressed data format specification version 3.3
[6]  
Huang WJ, 2000, ANN IEEE SYM FIELD P, P249, DOI 10.1109/FPGA.2000.903412
[7]   A METHOD FOR THE CONSTRUCTION OF MINIMUM-REDUNDANCY CODES [J].
HUFFMAN, DA .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (09) :1098-1101
[8]   Unified VLSI systolic array design for LZ data compression [J].
Hwang, SA ;
Wu, CW .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (04) :489-499
[9]  
Kim JH, 2014, INT J STROKE, V9, P161
[10]  
LaForest CE, 2010, FPGA 10, P41